43
M. DURANTON, D. BLACK-SHAFFER, S. YEHIA, K. DE BOSSCHERE http://www.hipeac.net/roadmap

HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

  • Upload
    others

  • View
    14

  • Download
    0

Embed Size (px)

Citation preview

Page 1: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

M. DURANTON, D. BLACK-SHAFFER, S. YEHIA, K. DE BOSSCHERE

http://www.hipeac.net/roadmap

Page 2: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

HiPEAC = High-Performance Embedded Architecture and Compilers

-- an EU FP7 Network of Excellence --

2

Page 3: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

3

2009 20112008

http://www.hipeac.net/roadmap(these slides are a short version of the HiPEAC presentation)

HiPEAC Roadmaps

Page 4: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Part of the HiPEAC roadmap is required reading for AVDARK

You will find it and other required reading in the ”Extra course papers” directory.

As specified in the ”Reading instructions”: page 2-33 required reading page 34-40 read-through (RT)

Page 5: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Energy

Transport and mobility

Health

Aging population

EnvironmentProductivity

Safety

5

Computing Systems: Cornerstone of our civilization

Computing Systems

Education

Security

Page 6: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Impact on

Society

???7 HiPEACResearch objectives

HiPEACStrengths

???

HiPEACWeaknesses

Efficiency Complexity

Dependability

Technological constraints

???

Technological opportunities

Big data meets energy in an intelligent connected

physical world

Application pull

Business trends

Page 7: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Trends influencing Computing Systems

Application Pull BusinessTrends

• Data Deluge• Intelligent Processing• Ubiquitous

Communication

• Convergence• Specialization• Post-PC Devices

7

Page 8: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Data Deluge

8

Page 9: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Growth of data storage in Exabytes

9

Page 10: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Intelligent processing of “natural” data

Source: “The Landscape of Parallel Computing Research: A View from Berkeley”Krste Asanovic et all.

More and more applications are not only “number crunching”Recognition, Mining, Synthesis

Posture: Lying Down

10

Implicit and natural computing

Page 11: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Ubiquitous computing in a connected world

Courtesy Jan M. Rabaey, UC Berkeley, updated for this HiPEAC vision

Sensory swarm, actuators and real world data

InfrastructureCore (cloud)

Mobileaccess

11

Smart housecities, …

Page 12: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Trends influencing Computing Systems

Application Pull BusinessTrends

• Data Deluge• Intelligent Processing• Ubiquitous

Communication

• Convergence/standards• Specialization• Post-PC Devices

12

Page 13: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Convergence

Broadcast

Telecom

13MacBook image © Jared C. BenedictPhone, TV images © LG Electronics

IP, Internet•Business models• Standard(s)• Interoperability• …

Page 14: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Post-PC devices

Ubiquitous access

Personalized services

Delocalized computing and data

Massive data processing systems • Cloud• Peer to peer• Personalized

14iPad image © Apple, IncMP3 player image © J A S P E R@flickriPhone image © K!T@flickr

Page 15: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

PC Market

Page 16: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Computing Systems: Drivers

16

Big data meets energy

in an intelligent connected

physical world

Application pull

Business trends

Page 17: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Efficiency Complexity

Dependability

Technological constraints

???

Technological opportunities

Big data meets energy

in an intelligent connected

physical world

Technology push

Application pull

Business trends

Page 18: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Technological trends influencing Computing Systems

Constraints Opportunities• Frequency Limits• Power Limits• Dark Silicon

• CMOS Phonotic• Non-volatile memories• 3D Stacking• New paradigms

18

Page 19: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Technological constraintsWe are at a turning point

Dark silicon

Continuation of Moore’s Law Power limits

19

Page 20: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Moore’s law: increase in transistor density

Data from Kunle Olukotun, Lance Hammond, Herb Sutter, Burton Smith, Chris Batten, and Krste Asanovic

20

Page 21: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Limited frequency increase more cores

21

Data from Kunle Olukotun, Lance Hammond, Herb Sutter, Burton Smith, Chris Batten, and Krste Asanovic

Page 22: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Limitation by power density and dissipation

2009: GP CPU = 130 W (45 nm)2009: Consumer SoC = 10W2009: Mobile SoC = 1 W

22

Data from Kunle Olukotun, Lance Hammond, Herb Sutter, Burton Smith, Chris Batten, and Krste Asanovic

Page 23: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Dark Silicon

23

Source: Krisztián Flautner “From niche to mainstream:can critical systems make the transition?”

Page 24: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Specialization leads to more efficiency

Source: Bill Dally, « To ExaScale and Beyond »

www.nvidia.com/content/PDF/sc_2010/theater/Dally_SC10.pdf 24

Page 25: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

In 22 nm, swapping 1 bit in a transistor has an energy cost:

~ 1 attojoule (10-18 J)

Moving a 1-bit data on the silicon cost:

~1 picojoule/mm (10-12 j/mm)

Moving a data 109 per second (1 GHz) in silicon has a cost:

1 pJ/mm x 109 s-1 = ~1 milliwatt/mm

64 bit bus @ 1 GHz: ~64 milliwatts/mm (with 100% activity)

For 1 cm of 64 bit bus @ 1 GHz : 0,64 W/cm

On modern chips, there are about several km of wires on chip, even

with low toggle rate, this leads to several Watt/cm2

25

Locality and communications management

Page 26: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Technological consequences

Efficiency localityFrequency limit

parallelismEnergy efficiency

specialization

Ease of programming

26

Page 27: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Technological trends influencing Computing Systems

Constraints Opportunities• Frequency Limits• Power Limits• Dark Silicon

• CMOS Phonotic• Non-volatile memories• 3D Stacking• New paradigms

27

Page 28: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Technological opportunities

Protons for storage

Photons for communication

Electrons for

computation

Using more Physics phenomena, e.g.

Page 29: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Optical interconnectsCMOS photonic is the integration of a photonic layer with an electronic

circuit.Advantages of CMOS photonic are:

Use of standard tools and foundry, wafer scale co-integration Lower energy (~100 fJ/bit), (wire: ~1 pJ/mm) High bandwidth (10 Gbps), Low latency (~10 ps/mm)

Silicon modulator

SOI wave guideI

2D networkInversed taper

Germanium photdetector

LASER

Source: CEA, Ahmed Jerraya29

Page 30: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Example: Memristive Devices Principle

1 L. Chua and S. Kang, Proceedings of the IEEE, 19762 D. Strukov et al., Nature, 2008

Metal (Mx+1 layer)

Metal (Mx layer)

Insulator• Oxide• Solid electrolytic• Organic material

ElectrodesMIM

V

VdRdt

R

Vth

-Vth’

Nonlinear characteristic

iixRv ).,( ),( ixfdtdx

Crossbar(University of Michigan)

Source: CEA, C. Gamrat

Non-volatile memories….

30

Page 31: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

3D stacking

Multiple integration with 3D stacking…Source: STMicroelectronics & CEA 31

Page 32: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Technology also drives us to think differently…

Technology

System

Prog. Model

• Stochastic computing• Biologically inspired computing• Organic Computing• Autonomous computing, Self-*

• Smart spaces (smart house, town, building, rooms,…)

• Intelligent dust (smart sensors)

• 3D stacking• Photonic interconnect• Non-volatile memories• Molecular computing• More-than-Moore• Spintronics• Chemical computing• Biologically inspired cells• Memristors• ...• Also silicon based!

32

Page 33: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Efficiency Complexity

Dependability

Technological constraints

???

Technological opportunities

Big data meets energy

in an intelligent connected

physical world

Technology push

Application pull

Business trends

Page 34: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Core Computing Systems Challenges

Page 35: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Improving efficiency Multiple performance metrics Power defines performance Communication defines performance Heterogeneity and accelerators to the

rescue

Page 36: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Managing complexity The reign of legacy code Parallelism seems to be too complex for

humans Hardware complexity

(4G is 500x more complex than 2G)

Page 37: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Improving dependability Worst case design is not an option

anymore Systems must be built from unreliable

components Safety and security!

Page 38: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Impact on

Society

???7 HiPEACResearch objectives

HiPEACStrengths

???

HiPEACWeaknesses

Efficiency Complexity

Dependability

Technological constraints

???

Technological opportunities

Big data meets energy in an intelligent connected

physical world

Application pull

Business trends

Page 39: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Impact on

Society

???7 HiPEACResearch objectives

HiPEACStrengths

???

HiPEACWeaknesses

Efficiency Complexity

Dependability

Technological constraints

???

Technological opportunities

Big data meets energy in an intelligent connected

physical world

Application pull

Business trends

Page 40: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Derived HiPEAC Research ObjectivesC

ompu

ting

syst

ems

System complexity

• Heterogeneous computing systems

• Locality and communications management

• Cost-effective software for heterogeneous multicores

• Cross-component/cross-layer optimization for design integration

• Next-generation processor cores

• Architectures for the Data Deluge• Reliable systems for Ubiquitous

Computing40

Page 41: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Frequency limit parallelism

Energy efficiency heterogeneity

Ease of programming

41

Cost-effective software for heterogeneous multicores

Page 42: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

Detailed HiPEAC Research areas

42

Page 43: HiPEAC Roadmaps - it.uu.seHiPEAC = High-Performance Embedded Architecture and Compilers-- an EU FP7 Network of Excellence --2

43

Global optimization

Technology and new devices

Efficiency System Complexity Dependability

Data DelugeEnergy Wall, Connected, Real world dataTurning point for Moore’s law

Het

erog

eneo

us C

ompu

ting

Nex

t ge

nera

tion

com

putin

g

Cro

ss c

ompo

nent

opt

imiz

atio

n

Cos

t-ef

fect

ive

softw

are

Arc

hite

ctur

e fo

r D

ata

Del

uge

Rel

iabl

e ub

iqui

tous

sys

tem

s

Loca

lity

& c

omm

unic

atio

n

Conclusion

Exiting new opportunities are ahead of us!