3
NIKHIL KUMAR JHA +91-9718010167 [email protected] Objective : To work in an innovative and challenging environment to enhance my technical and behavioral skills and also to give my best with complete dedication to achieve the goals and targets assigned to me . Education B.Tech. in Electronics and Communication Engineering (2011 - 15) Maharaja Agrasen Institute of Technology (GGSIPU) , New Delhi Percentage obtained – 80.8 % (till 6 th Semester) Class - 12th (2009 - 11) Spring Meadows Public School, New Delhi Percentage obtained – 86.8 % Class - 10th (2007 - 09) Spring Meadows Public School, New Delhi Percentage obtained – 83.6 % Trainings 40 Days HEP (Higher Education Program) Training on “Verification of Electronic Design and Systems using System Verilog ” conducted by Mentor Graphics in June – July 2014 o Course Content developed by North Carolina State University (USA), Mentor Graphics & DKOP Labs. o Introduction to System Verilog (SV) and its Constructs. o Building Verification Environment around a given DUT. o Using SV as a verification tool by applying concepts of Assertions and Coverage. o Brief introduction to UVM and Formal Verification. Six Weeks Short Term Training on “Front End VLSI Design” at DKOP Labs Pvt Ltd in June – July 2013 o Acquired knowledge of VLSI Design Flow. o Logic Simulation using Verilog HDL on tools like ModelSim and Xilinx ISE. o Hands-on experience on the Spartan – 3E FPGA kit by Xilinx. Certification Courses from NIIT , India in July – September 2012 o Object Oriented Programming using C++ o Data structures using C++. Other Seminars Attended

Nikhil Kumar Jha Resume

Embed Size (px)

Citation preview

Page 1: Nikhil Kumar Jha Resume

Objective : To work in an innovative and challenging environment to enhance my technical and behavioral skills and also to give my best with complete dedication to achieve the goals and targets assigned to me.

Education B.Tech. in Electronics and Communication Engineering (2011 - 15)

Maharaja Agrasen Institute of Technology (GGSIPU) , New Delhi

Percentage obtained – 80.8 % (till 6th Semester)

Class - 12th (2009 - 11) Spring Meadows Public School, New Delhi

Percentage obtained – 86.8 %

Class - 10th (2007 - 09) Spring Meadows Public School, New Delhi Percentage obtained – 83.6 %

Trainings

40 Days HEP (Higher Education Program) Training on “Verification of Electronic Design and Systems using System Verilog ” conducted by Mentor Graphics in June – July 2014

o Course Content developed by North Carolina State University (USA), Mentor Graphics & DKOP Labs.

o Introduction to System Verilog (SV) and its Constructs.o Building Verification Environment around a given DUT.o Using SV as a verification tool by applying concepts of Assertions and Coverage.o Brief introduction to UVM and Formal Verification.

Six Weeks Short Term Training on “Front End VLSI Design” at DKOP Labs Pvt Ltd in June – July 2013

o Acquired knowledge of VLSI Design Flow.o Logic Simulation using Verilog HDL on tools like ModelSim and Xilinx ISE.o Hands-on experience on the Spartan – 3E FPGA kit by Xilinx.

Certification Courses from NIIT , India in July – September 2012o Object Oriented Programming using C++ o Data structures using C++.

Other Seminars Attended

Front End and Back End VLSI Design by Trident Techlabs Pvt. Ltd. DTMF based Mobile Controlled Robot by i3Indya Technologies Embedded Systems by Robogyan Society (NIEC, IPU)

Key Projects

Verilog HDL Simulator :Undertaken as a College Minor Project. Aim is to design a complete Simulator from scratch with Verilog HDL support. However, initially it will support only fewer design constructs.

Designing and Verification of LC3 Microcontroller : The main aim of the project was to create a verification environment and verify the various stages of pipelined and un-pipelined version of LC3 Microcontroller.

Intel 8257 DMA Controller :

+91-

Page 2: Nikhil Kumar Jha Resume

Implementation of Intel 8257 DMA (Direct Memory Access) Controller using Verilog. Hardware design using Verilog :

The project was aimed to create hardware design (and some were even implemented on FPGA) for :

o 8 – bit RISC Controller o Universal Asynchronous Synchronous Transmitter (UART) and FIFOo VGA Display Controller and Keyboard Interface

Embedded Projects :The following basic designs were implemented on Arduino Board :Line Following Robot, Light Detector Robot and Edge Detector Robot

Areas of Interest Front End VLSI Design. Electronic Design Verification. CMOS Circuit Design and Computer Architecture.

Technical Skillset Hardware Description Languages : System Verilog, Verilog, VHDL, Basics of UVM Programming Languages : C, C++, SQL, Python, Shell Scripting in Linux, Tcl/Tk scripting Operating Systems : Windows, Linux(Ubuntu, Red Hat) Tools and Utilities: Questa, Precision, Xilinx ISE, ModelSim, Matlab, Tanner EDA, Orcad

9.1 Development Boards : Basys FPGA Board(Spartan 3E), Arduino board

Achievements / Positions of Responsibility

Conducted a seminar on Introduction to Linux by Red Hat Society under IETE’s Student

Branch.

Write Technical articles ( www.easyvlsi.wordpress.com).

Volunteered for my College’s Annual fest (Techsurge and Mridang) and Active member of

IETE SB MAIT.

Hobbies : Writing Technical articles, Android OS customizations and Interacting with people

and discussing ideas.