1 PD Loop Filter 1/N Ref VCO Phase- Locked Loop LO

PDLoop Filter

RefVCO

Phase-Locked Loop

Frequency Divider Design Example

Yu Lin

Frequency Divider approaches(1)

• Analog approaches– Regenerative injection-locked frequency

divider

– Basic mixer theory: fo=fin-fLO

– Examples • If fo=fLO, then fin=2fo

• If third harmonic of LO, fLO=3*fo

Frequency Divider approaches(2)• Digital logic approaches

– Static Logic: bistable circuit as memory – Divider/2 Examples

• Edge-Triggered DFF.

Output

OutputD

• Eg 2. JK FF– J=K=1, toggle

TH< 　 (tud1, tdd2) < T

tud1 tdd2

Frequency Divider approaches(3)

• Digital logic approaches– Dynamic Logic– No dedicated bistable circuit– Parasitic cap between node as storage element– Compared to static approach

• Faster • Simpler implementation• Frequency has lower limit

Design of divide/2

– SiGe BiCMOS – Dynamic frequency divider– Input frequency: 40GHz– +/-20% input frequency range (32GHz~48GHz)– Work from 0 C to 100 C at 40GHz– Input 200mv – Output 200mV

Reinhold, M.; Dorschky, C.; Rose, E.; Pullela, R.; Mayer, P.; Kunz, F.; Baeyens, Y.; Link, T.; Mattia, J.-P., A fully integrated 40-Gb/s clock and data recovery IC with 1:4 DEMUX in SiGe technology, Solid-State Circuits, IEEE Journal of Vol.36, Issue 12, Dec. 2001 Page(s):1937 - 1945

90.5T< 　 (tud1, tdd2) < T

tdd1tud2

• Four-phase clock• Fully differential• 0C or 90C phase-shifted

tdd1tud2

Design key points• Find optimal current density for highest ft

• Choose appropriate current for the current sources• Choose appropriate resistors to set up good quiescent

points• Appropriate resistance and parasitic capacitance, delay

time (tdd1 and tud2) around 0.75*T

104075.0*2

104075.0

Design key points(2)• Resistances are related to the quiescent point and input

frequency range, key point of robust design• Added buffer to do level shifting, improve the driving

capability and adjust gain • Driving capability increases when increase the current

Simulation results(1)

The output of divider core at 27°C with normal model with 28G Hz input

Frequency range (GHz)

Slow Normal Fast

0C 26-55 29-55 39-76

27C 27-51 28-53 36-70

100C 27-42 24-44 33-56

VCO Design Example

Chao Su

Chao Su; Thoka, S.; Kee-Chee Tiew; Geiger, R.L., A 40 GHz modified-Colpitts voltage controlled oscillator with increased tuning range, ISCAS '03. Proceedings of the 2003 International Symposium onVolume 1, 25-28 May 2003 Page(s):I-717 - I-720 vol.1

A system with characteristic

It will oscillate at

23 asasas

)0,0,0( 210

Basic Colpitts VCO

LGgCCs

CCGLss

LGgCCCCGg

pmLLpm

Oscillate when

Assume for inductor

ＬＣωＱ

ωＣg

Ｌ２Ｔ

ＴＬm

gmTWhere

• For given L, gm, C, – Wide frequency range can be obtained with high Q

by tuning CL

– High Q can be achieved with reduction of effective GP

Modified Colpitts Circuit

• Achieve negative resistance by cross-coupled BJT

Simulation results

Divide/2 Modified Colpitts VCO

Measurement Results

• Three VCOs with three different inductors

• fVCO=(28~31GHz)

• fd/2=(14.8~16GHz)

• Tuning range smaller compared to simulation

1 PD Loop Filter 1/N Ref VCO Phase- Locked Loop LO

Documents

HEF4046B Phase-locked loop - Nexperia · 1. General description The HEF4046B is a phase-locked loop circuit that consists of a linear Voltage Controlled Oscillator (VCO) and two different

Practical Phase-Locked Loop Designlumerink.com/courses/ece504/Handouts/PLLTutorialISSCC... · 2016-09-19 · Copyright, Dennis Fischette, 2004 48 VCO Jitter and CP Up/Down Mismatches

Phase Locked Loop Design

1 Phase-Locked Loop. 2 Phase-Locked Loop in RF Receiver BPF1BPF2LNA LO MixerBPF3IF Amp Demodulator Antenna RF front end PD Loop Filter 1/N Ref. VCO Phase-

FFT Analysis, Simulation of Computational Model and ... · Keywords: Digital PLL, SPICE, VCO, Phase Detector, FFT, Loop filters _____ I. INTRODUCTION Digital Phase locked loop is

The Phase-Locked Loop

PLL (Phase Locked Loop)

Phase Locked Loop Basics

Phase Locked Loop Design Fundamentals

Phase-locked loop based on nanoelectromechanical … loop... · Phase-locked loop based on nanoelectromechanical resonant-body ... on nanoelectromechanical resonant-body field

Phase-locked loop with VCO

Analog Circuits and Systems...Function Generator and VCO (contd.,) VCO is an important building block in a Phase Locked Loop. A function generator is an oscillator which produces square

Digital Phase Locked Loop - University of Maine · Digital Phase Locked Loop Devon Fernandez and Sanjeev Manandhar ... VCO, a programmable divider and a phase frequency detector

Phase-locked-loop with VCO 74HC/HCT4046A · •VCO-inhibit control for ON/OFF keying and for low standby power consumption •Minimal frequency drift •Operating power supply voltage

2480 IEEE TRANSACTIONS ON MICROWAVE THEORY ...people.atmos.ucla.edu/liou/Group_Papers/Kim_IEEETMTT_66...phase-locked loop (PLL)-based chirp generation [5], equipped with a ring-VCO

Delay Locked Loop 1

Phase-locked-loop with VCO...1997 Nov 25 3 Philips Semiconductors Product speciﬁcation Phase-locked-loop with VCO 74HC/HCT4046A The frequency capture range (2fc) is defined as the

DATA SHEET - Electrical Engineering at New Mexico Techthomas/data_sheets/74HC_HCT4046A_CNV_2.pdf1997 Nov 25 4 Philips Semiconductors Product speciﬁcation Phase-locked-loop with VCO

DESIGN OF PHASE LOCKED LOOPDESIGN OF PHASE LOCKED LOOP ... In this report we try to present an extended frequency CMOS monolithic VCO design. A negative feedback control algorithm

Phase Locked Loop Integrated Circuit