Ch4.2 Threshold Voltage

Preview:

DESCRIPTION

Fundamentals of Modern VLSI Devices 2 nd Edition Yuan Taur and Tak H.Ning. Ch4.2 Threshold Voltage. Off-current and Standby Power. On-current and MOSFET Performance. CMOS Design Considerations. CMOS Design Considerations. Trends of Power Supply Voltage and Threshold Voltage. - PowerPoint PPT Presentation

Citation preview

Advance Nano Device Lab. 1

Fundamentals of Modern VLSI Devices 2nd EditionYuan Taur and Tak H.Ning

Ch4.2 Threshold Voltage

Advance Nano Device Lab. 2

Off-current and Standby Power

(4.12)

(4.13)

Advance Nano Device Lab. 3

On-current and MOSFET Performance

(4.14) (4.15)

Advance Nano Device Lab. 4

Advance Nano Device Lab. 5

Advance Nano Device Lab. 6

CMOS Design Considerations

Advance Nano Device Lab. 7

CMOS Design Considerations

(4.16)

Advance Nano Device Lab. 8

Trends of Power Supply Voltage and Threshold Voltage

(4.17)

Advance Nano Device Lab. 9

Trends of Power Supply Voltage and Threshold Voltage

(4.18)

Advance Nano Device Lab. 10

Effect of Gate Work Function

(4.19)

(4.20)

Advance Nano Device Lab. 11

Effect of Gate Work Function

Advance Nano Device Lab. 12

Channel Profile Requirement and Trends

(4.21)

(4.22)

(4.23)

Advance Nano Device Lab. 13

Integral Solution to Poisson’s Equation

(4.24) (4.25)

(4.26)

Advance Nano Device Lab. 14

A High-Low Step Profile

(4.27)

(4.28)

(4.29)

Advance Nano Device Lab. 15

A High-Low Step Profile

(4.30)

(4.31)

(4.32)

(4.33)

Advance Nano Device Lab. 16

9.3.2 Threshold Voltage

Advance Nano Device Lab. 17

A High-Low Step Profile

(4.34)

(4.35)

(4.36)

Advance Nano Device Lab. 18

Generalization to a Gaussian Profile

Advance Nano Device Lab. 19

Generalization to a Gaussian Profile

(4.37)

(4.38)

(4.39)

(4.40)

Advance Nano Device Lab. 20

Retrograde (Low-High) Channel Profile

(4.41)

(4.42)

Advance Nano Device Lab. 21

Extreme Retrograde Profile and Ground-Plance MOSFET

(4.43)

(4.44)

(4.45)

Advance Nano Device Lab. 22

Extreme Retrograde Profile and Ground-Plance MOSFET

Advance Nano Device Lab. 23

Extreme Retrograde Profile and Ground-Plance MOSFET

Advance Nano Device Lab. 24

9.3.2 Threshold Voltage

Advance Nano Device Lab. 25

Counter-Doped Channel

Advance Nano Device Lab. 26

Counter-Doped Channel

Advance Nano Device Lab. 27

Laterally Nonuniform Channel Doping

Advance Nano Device Lab. 28

9.2 Ion Implantation and Substrate Nonuniformity

Advance Nano Device Lab.

Future Transistors

2010

2015

2020

2025

1971

Com

plex

-ity

Evolu-tionary

Revolu-tionary

2014 Short Course

Greg Yeric

11

Advance Nano Device Lab.

2014 Short Course

Greg Yeric

73

Need to increase current density as the FETs scale

Ge PMOS

III-V NMOS Ge

, In-

GaAs

• m vs. density of states

• Bandgap: BTBT, GIDL

• Oxides• Quantum wells

See Session25

Advance Nano Device Lab.

72 2014 Short Course Greg Yeric

72

2014 Short Course

Greg Yeric

Your Device

IMEC. VLSI 2014 “7nm FinFETs”

Technology 14nm 10nm 7nm 5nmVDD V 0.8 0.7 0.65 0.6Gate Pitch nm 80 64 48 34Metal Pitch nm 64 48 36 25Channel Length

nm 24 20 14 10

EOT + dark space

nm 1.2 1.1 1.1 1.0

Fin pitch nm 48 36 27 19Max. fins per FET

4 4 4 4

Advance Nano Device Lab.

No two identically designed transistors are alike anymore!

Asenov et al, IEDM 2008

VT ~ 1/(WL)1/2

100

The established simulation par-

adigmPhysical gate length 22nm

atomsFailures shift from catastrophic to time-depen-dent variabilityThis needs adaptations in circuit design to account for statistical spread in device parameters

Physical gate length 9nm = 30x30x30

8Challenges of 7nm CMOS Technology

Advance Nano Device Lab.

Deeply-scaled Device operation becomes more

and more affected by Individual defectsIn deeply-downscaled technologies, only a handful of ran-dom defects will be present in each device

72Challenges of 7nm CMOS Technology

Not = 1012 cm-2 NT ~ 10 if device area = 10 x 100 nm2 Number of charged defects will be increasing with operating time

time-dependent variability in addition to time-0 variability

Courtesy of M. Bina, TUWien

Advance Nano Device Lab. 34

Quantum Effect on Threshold Voltage

Advance Nano Device Lab. 35

Quantum Effect on Threshold Voltage

Advance Nano Device Lab. 36

Triangular Potential Approximation for the Subthreshold Region

(4.46)

(4.47)

(4.48)

(4.49)

Advance Nano Device Lab. 37

Triangular Potential Approximation for the Subthreshold Region

(4.50)

Advance Nano Device Lab. 38

Threshold-Voltage Shift Due to Quantum Effect

(4.51)

(4.52)

(4.53)

(4.54)

Advance Nano Device Lab. 39

Quantum Effect on Inversion-Layer Depth

(4.55)

Advance Nano Device Lab. 40

A Simple First-Order Model

(4.56)

(4.57)

(4.58)

(4.59)

Advance Nano Device Lab. 41

Discrete Dopant Effects in a Retrograde-Doped Channel

(4.60)

Recommended