Handling Mixed-Criticality in SoC-based Real-Time Embedded Systems

Rodolfo Pellizzoni, Patrick Meredith, Min-Young Nam, Mu Sun, Marco Caccamo, Lui Sha

Presented by Rafael Olaechea

Platform Based Design for Safety Critical Systems

• Platform-Based Design of Embedded Systems– Reuse of a set of libraries and components– Automatic Generation of implementation– Help perform model checking on generated

systems

Platform Based Design for Safety Critical Systems

• Platform-Based Design of Embedded Systems– Reuse of a set of libraries and components– Automatic Generation of implementation– Help perform model checking on generated

systems• But Safety Critical Systems have special needs– Isolation of safety critical from non-safety critical

processes– Ensures isolation at runtime

Architecture Description Language

• Specifies logical functionality and requirements– Processes • Computation (Period, Deadline, Execution)• Communication Requests (number of frames, and

deadline)

Architecture Description Language

• Specifies logical functionality and requirements– Processes

• Computation (Period, Deadline, Execution)• Communication Requests (number of frames, and

deadline)

• Specifies Hardware Platform– Processor– Memory– Bus

Enforcing Safety of low criticality tasks

• Based on AADL specified requirements– Functional Certificate• Runtime Monitoring of Events

– Example with Programmer and Pacer interface

– Timing Certificate• Ensuring Communication and computation bounds

Pacemaker Platform

Timing Constraints will be enforced by process scheduler

Wrappers Enforcing Communication Safety

• Bus Safety– A timeslot is assigned to each process– Hardware wrapper prevents data being sent if

frame is not for the process

Wrappers Enforcing Communication Safety

Runtime Monitoring of tasks

Task (HW or CPU) Event Specification

Corrective Action or Disabling of Action

Specification Logic:

Specification Logic:Extended Regular ExpressionsPast Time Linear Temporal Logic

Specification Logic:Extended Regular ExpressionsPast Time Linear Temporal LogicSymbolic names for queues and read/writes

Programmer Process updating heartbeat rate

Programmer process will update parameters based on RF module input

Programmer Process updating heartbeat rate

Programmer process will update parameters based on RF module inputBut Pacer and Rate Adapter are more critical

Programmer Process updating heartbeat rate parameters

Programmer process will update parameters based on RF module inputBut Pacer and Rate Adapter are more critical

Programmer Rate Adapter PacerParameter + Check

Success

Parameter + Check

Success

Parameter + Check

Success

Commit

Success

Parameter + Check

Success

CommitCommit

But Programmer could fail after one commit causing discomfort to patient

Solution: Extract the commits logic into the certified monitors

• Events are specified in terms of values read/writes to/from symbolic queues

• Monitor sends the commit commands once success are received

• Prevent Programmer from sending commits or checks before receiving an answer

Success

Parameter + Check

Success

Monitor

Commit

Platform controlling Battery life

Schedule Generation and Timing Isolation

• Communication Requests– Periodic task to be assigned to the communication

bus• Computation Requests– Periodic task to its processor

• Earliest Deadline Schedule Generated– Statically for hyper-period

Schedule Generation and Timing Isolation

Rate Data and SignalBuffer write are part of the communication infrastructure processor

Conclusions

• Helps combining low and high criticality tasks– Low Priority task safe behavior enforced• Timing• Logically

• Model tasks requirements on AADL– Computation– Communication– Generate Safe Schedules

Handling Mixed-Criticality in SoC-based Real-Time Embedded Systems

Documents

Embedded Software Development for RISC-V Based SoC RISC-V … · 2019-10-15 · Embedded Software Development for RISC-V Based SoC. Page §2 ... Agile embedded software development

Introduction embedded soc

Zynq-7000 All Programmable SoC: Embedded Design Tutorial

Embedded multi-core systems for mixed criticality · PDF file3.1.2 Model based design for mixed-criticality systems ... 3.2 Application achievements ... were defined to evaluate the

Handling Mixed-Criticality in SoC- based Real-Time Embedded Systems Rodolfo Pellizzoni, Patrick Meredith, Min-Young Nam, Mu Sun, Marco Caccamo, Lui Sha

Self-Organized Criticality SOC Criticalidad Auto-Organizada CAO

Sensorless Field Oriented Control with Embedded Power SoC

Altera SoC Embedded Design Suite User Guide

Compiler Optimization of Embedded Applications for an Adaptive SoC Architecture

Embedded system & SOC Introductionsvlsi.hongik.ac.kr/overview/EmbeddedSystem.pdf · soc와기존의asic과의차이점 z기존의asic과soc는실리콘위에서ic를만든다는개념은기본적으로

SoC Verification Strategies for Embedded Systems Design

Systems on Chip (SoC) for Embedded Applications

Zynq-7000 SoC: Embedded Design Tutorial...Zynq-7000 SoC: Embedded Design Tutorial A Hands-On Guide to Effective Embedded System Design UG1165 (v2020.1) June 10, 2020 See all versions

"Embedded Passives: Methodologies and Opportunities …ewh.ieee.org/soc/cpmt/presentations/cpmt0909c.pdf · Embedded Passives Methodologies and Opportunities for Implementation

25 Years of Self-organized Criticality: Concepts and …(Coen and Coen 1998) 1 Introduction and Synopsis The late Per Bak’s concept of Self-Organized Criticality (SOC), ﬁrst stated

Embedded Software Development for RISC-V Based SoC RISC …Embedded Software Development for RISC-V Based SoCs Embedded Software Development for RISC-V Based SoC. Page §2 MINRES Technologies

Software Errors Analysis at the Zynq SoC ARM Embedded Processor

Using Embedded FPGAs for SoC Yield Improvement

Embedded Memories based on SOC (VLSI Seminar)

Design of embedded mixed-criticality CONTRol ... - Europa