Upload
dangmien
View
235
Download
0
Embed Size (px)
Citation preview
NJW4320
- 1 - Ver.2016-03-08
NJW4320V
24V SINGLE PHASE BRUSHLESS DC MOTOR DRIVER GENERAL DESCRIPTION PACKAGE OUTLINE
The NJW4320 is a single phase motor driver IC for 24V FAN Motor.
It features a PWM Soft-Switching that provides low vibration and high efficiency motor driving.
Built-in protection circuits: Lock Protection, Over Current Detection and Thermal Shutdown contribute to enhance safety.
The speed control is available to direct PWM signal input. FEATURES
Supply Voltage Range VDD=6 to 36V Low Quiescent Current IDD=1.7mA typ. at VDD=24V Output ON Resistance RON(H+L)=1.0Ω typ. PWM Soft-Switching Direct PWM Input(5V/3.3V-IF) Quick Start, Start up Assist Lock Protection (Auto Recovery) Over Current Detection FG, RD Output Thermal Shutdown Package SSOP16
BLOCK DIAGRAM
OUTA
VDD
OUTB
RF
GND
SSW GateDriver
VREF
IN-
IN+
PWM Controller
TSD
OSC
CurrentLimitter
POR
VREF
Low dutystart up
LD
RDFG
PWM
HBHB
LDR
NJW4320
- 2 - Ver.2016-03-08
PIN CONFIGURATION SSOP16 PIN DESCRIPTION
PIN No. PIN NAME FUNCTION NOTES SSOP16
1 OUTA Motor Output Pin A - 2,3 NC No Connection Not Internally Connected 4 VDD Power Supply Pin -
5 LDR Lock Protection Setting Pin The LDR determines ON:OFF ratio at lock protection. H or OPEN = 1 : 10 L = 1 : 15
6 PWM PWM Input Pin PWM Signal Input When not using, it should be set to open.
7 FG FG Output Pin Rotation Signal Output When not using, it should be set to open.
8 RD RD Signal Output Pin Lock Alarm Signal Output When not using, it should be set to open.
9 IN+ Hall Input + Pin Hall Signal Input When VIN+ > VIN-, OUTA=H
10 HB Hall Bias Output Pin Hall Bias Output for Hall element When not using, it should be set to open.
11 IN- Hall Input - Pin Hall Signal Input When VIN+ < VIN-, OUTB=H
12 VREF VREF Output Pin Reference Voltage Output A capacitor should be connected between VREF and GND, even if not using.
13 SSW Soft Switching Setting Pin Setting Soft Switching Width When using default, it should be set to open.
14 GND Ground Pin -
15 RF Over Current Detect Pin Setting Current Limit When not using, it should be connected to GND.
16 OUTB Motor Output Pin B -
16 15 14 13 12 11 10 9
1 2 3 4 5 6 7 8
OUTANCNC
VDDLDR
PWMFGRD
OUTB RF GND SSW VREF IN- HB IN+
NJW4320
- 3 - Ver.2016-03-08
ABSOLUTE MAXIMUM RATINGS (Ta=25 C)
(*1): Don’t apply a voltage to VREF pin and HB pin from external source. (*2): Mounted on glass epoxy board based on EIA/JEDEC. (76.2 114.3 1.6mm, FR-4, 2Layers) RECOMMENDED OPERATING CONDITIONS (Ta=25 C)
PARAMETER SYMBOL TEST CONDITIONS MIN. TYP. MAX. UNIT Supply Voltage VDD 6 24 36 V
PIN OPERATING CONDITIONS (VDD=24V, Ta=25 C)
PARAMETER SYMBOL TEST CONDITIONS MIN. TYP. MAX. UNIT HALL INPUT PIN Common Mode Input Voltage Range VICM 0.3 - 3.0 V
Hall Input Sensitivity ΔVMIH VSSW = 1V 0.04 - - V PWM INPUT PIN H Level Input Voltage VHPWM 2.3 - 5 V L Level Input Voltage VLPWM 0 - 0.8 V PWM Input Frequency Range fPWM 1 - 50 kHz SSW INPUT PIN SSW Input Voltage Range VSSW 1 - 3 V
PARAMETER SYMBOL RATINGS UNIT NOTES Supply Voltage VDD 40 V VDD Pin Motor Output Current IOPEAK 700 mA OUTA, OUTB Pin Motor Output Pin Voltage VO 40 V OUTA, OUTB Pin Analog Input Pin Voltage VIN 7 V IN+, IN-, SSW, LDR, RF Pin PWM Pin Input Voltage VPWM 40 V PWM Pin VREF Pin Output Current IREF 3 mA VREF Pin (*1) HB Pin Output Current IHB 10 mA HB Pin (*1) FG Pin Output Current IFG 10 mA FG Pin FG Pin Output Voltage VFG 40 V FG Pin RD Pin Output Current IRD 10 mA RD Pin RD Pin Output Voltage VRD 40 V RD Pin
Operating Temperature Range Topr -40 to +105
˚C IO 250mA, not using HB Pin
-40 to +90 IO 300mA, not using HB Pin -40 to +85 IO 230mA, IHB 5mA, VDD 24V
Junction Temperature Range Tj -40 to +150 ˚C - Storage Temperature Range Tstg -50 to +150 ˚C -
Power Dissipation PD 300 mW Device itself 610 (*2)
NJW4320
- 4 - Ver.2016-03-08
ELECTRICAL CHARACTERISTICS (VDD=24V, Ta=25 C) PARAMETER SYMBOL TEST CONDITIONS MIN. TYP. MAX. UNIT
GENERAL Quiescent Current IDD - 1.7 2.2 mA MOTOR OUTPUT BLOCK Output ON Resistance RON IO = 300mA, high side and low side - 1.0 1.1 Ω HALL INPUT BLOCK FG Comparator Hysteresis Width ΔVHYS VICM = 0.6V, include offset ±4 ±12 ±20 mV Soft Switching Input Difference Voltage ΔVIH VICM = 0.6V, SSW = OPEN - 62 75 mV
PWM INPUT BLOCK PWM Input Minimum Pulse Width tPWM 2 - - µs PWM Pull-up Voltage VUPWM 2.5 2.7 2.9 V PWM Pull-up Resistance RUPWM 80 100 125 kΩ OSCILLATOR BLOCK Oscillation Frequency fOSC 19 30 50 kHz VREF OUTPUT BLOCK VREF Output Voltage VREF IREF = 0.5mA 3.8 4.0 4.2 V HB OUTPUT BLOCK HB Output Voltage VHB IHB = 5mA 1.12 1.25 1.35 V FG OUTPUT BLOCK L Output Voltage VFGL IFG = 3mA - 0.1 0.2 V Leak Current IFGLEAK VFG = 36V - - 1 µA RD OUTPUT BLOCK L Output Voltage VRDL IRD = 3mA - 0.1 0.2 V Leak Current IRDLEAK VRD = 36V - - 1 µA LOCK PROTECTION BLOCK Lock Protection ON Time tON 0.35 0.5 0.70 s Lock Protection OFF Time 1 tOFF1 LDR = GND 5.25 7.5 10.5 s Lock Protection OFF Time 2 tOFF2 LDR = OPEN 3.5 5.0 7.0 s OVER CURRENT DETECT BLOCK Current Limiter Detection Voltage VDETRF 0.22 0.25 0.28 V THERMAL SHUTDOWN BLOCK Thermal Protection Operating Temperature TDTSD - 170 - C
Thermal Protection Recovery Temperature TRTSD - 140 - C
Thermal Protection Hysteresis THYS - 30 - C
NJW4320
- 5 - Ver.2016-03-08
THERMAL CHARACTERISTICS
PARAMETER SYMBOL TEST CONDITIONS TYP. MAX. UNIT Junction - Ambient Thermal Resistance ja Mounted on glass epoxy board based on EIA/JEDEC.
(76.2 114.3 1.6mm, FR-4, 2Layers)
- 204 C/W Junction - Top of package Characterization Parameter jt 35 - C/W
POWER DISSIPATION vs. AMBIENT TEMPERATURE
0
100
200
300
400
500
600
700
800
-50 -25 0 25 50 75 100 125
NJW4320V PD vs. Ta(Topr=-40 to +85ºC/+90ºC/+105ºC, Tj=150ºC)
Ambient Temperature Ta(ºC)
Pow
er D
issi
patio
n P D
(mW
)
IC単体時
Mounted on 2-Layer Board (FR4, 76.2 114.3 1.6mm)
219mW
292mW317mW
Device itself
156mW144mW 108mW
NJW4320
- 6 - Ver.2016-03-08
TRUTH TABLE
No. IN+ IN- PWM TSD LD OUTA OUTB FG RD 1 H L H OFF OFF H L L L 2 L H H OFF OFF L H Hi-Z L 3 H L L OFF OFF L L L L 4 L H L OFF OFF L L Hi-Z L 5 H L H ON OFF L L L L 6 L H H ON OFF L L Hi-Z L 7 H L L ON OFF L L L L 8 L H L ON OFF L L Hi-Z L 9 H L H OFF ON L L L Hi-Z 10 L H H OFF ON L L Hi-Z Hi-Z 11 H L L OFF ON L L L Hi-Z 12 L H L OFF ON L L Hi-Z Hi-Z 13 H L H ON ON L L L Hi-Z 14 L H H ON ON L L Hi-Z Hi-Z 15 H L L ON ON L L L Hi-Z 16 L H L ON ON L L Hi-Z Hi-Z
PWM TIMING CHART CURRENT LIMIT TIMING CHART
IN+
IN-
PWM
OUTA
OUTB
FG
VDETRF
6µs(typ.)
VRF
t
VOUT
NJW4320
- 7 - Ver.2016-03-08
LOCK PROTECTION TIMING CHART
QUICK START TIMING CHART When the PWM signal isn't input while a fixed period (16ms typ.), internal Lock Protection function is disabled. Therefore, in normal start-stop operation, the output delay by Lock Protection function is evaded. START UP ASSIST TIMING CHART For the assistance when start up a motor, the PWM control is enabled after 4 times phase-shift of Hall signal.
Motor locked Motor released
tOFF tON
Motor lock protection
tON
IN+
IN-
OUTA
OUTB
FG
RDtOFF
PWMIN-IN+
FG
OUTA
OUTB
16ms(typ.)
Enable Disable
PWM Input
EnableInternal Lock Protection State
NJW4320
- 8 - Ver.2016-03-08
SOFT SWICHING WIDTH ADJUSTMENT The NJW4320 provides high efficiency and low noise by Soft Switching operation before and after phase-shift. Soft Switching Width is controlled by SSW pin voltage, so it is adjustable by connecting an external resistor to SSW. Adjustment voltage range is 1V to 3V. The PWM cycle of the Soft Switching operation synchronizes with the speed control. Default (SSW Pin = OPEN)
V2k100k100
k1004VSSW
When expand the Soft Switching Width (Connecting resistor (Rw) between SSW pin and VREF pin)
k1001Rw11k100k1004VSSW
e.g.) Rw=56kΩ : V94.2k1001k5611k100
k1004VSSW
When reduce the Soft Switching Width (Connecting resistor (Rn) between SSW pin and GND pin)
k1001Rn11k100k1001Rn114VSSW
e.g.) Rn=56kΩ : V06.1k1001k5611k100
k1001k56114VSSW
OUTA
OUTB
OUTA
OUTB
OUTA
OUTB
100kΩ
100kΩ
GND
SSW
VREF
Rw
100kΩ
100kΩ
GND
SSW
VREF
100kΩ
100kΩ
GND
SSW
VREF
Rn
NJW4320
- 9 - Ver.2016-03-08
<SETTING HALL INPUT WIDTH> The Soft Switching Width is controlled by SSW pin voltage and VINp-p (Difference voltage between IN+ pin and IN- pin). VINp-p that is the basis of Soft Switching Width is calculated as follows:
V0147.0V039.0V SSWpINp
When the amplitude of the Hall input signal is larger than VINp-p, the Soft Switching Width is controlled normally.
When the amplitude of the Hall input signal is less than VINp-p, the Soft Switching Width is all period and the operation is uncontrolled.
Therefore, the Hall input amplitude should have adequately margin. Recommended value of VINp-p is as follows. When VSSW=1V (min.), VINp-p > 40mVp-p When VSSW=2V (open), VINp-p > 75mVp-p When VSSW=3V (max.), VINp-p > 120mVp-p
IN+
IN-
VINp-p
Soft Switching Width
IN+
IN-VINp-p
Soft Switching Width
NJW4320
- 10 - Ver.2016-03-08
TYPICAL APPLICATION CIRCUIT *1. When a diode is used to prevent destruction of IC by reverse polarity, connect a capacitor and make sure to have
regenerative current path. Moreover, if large current ripple occurs, connect an optional series resistor (ESR) to the capacitor in series.
*2. Connect a capacitor for decoupling. *3. When LDR pin connects to GND, tON : tOFF ratio of Lock Protection becomes 1 : 15. *4. FG pin and RD pin are open drain output. Therefore, connect external pull-up resistors when using these pins. *5. When the voltage between RF pin and GND pin reaches 0.25V (typ.), Over Current Protection is operated. e.g.) when R1 is 0.5Ω, Over Current Protection is detected at Io=500mA. *6. For the setting, refer to “SOFT SWICHING WIDTH ADJUSTMENT” on page 8. Moreover, connect a decoupling capacitor if an EMC issue occurs. *7. When the VREF voltage is used for external, the VREF current can be used up to 0.5mA and a capacitor should be
connected for decoupling. *8. When using HB pin for drive a Hall element, a power dissipation of IC should be considered.
VDD
MotorM
Hallelement
R1
OUTA
VDD
OUTB
RF
GND
SSW
VREF
IN-
IN+
LDR
FG
RD
PWM
NJW4320*1 *2
*4
*4
*5
*7*3
HB*8
*6
NJW4320
- 11 - Ver.2016-03-08
TYPICAL CHARACTERISTICS
0
0.5
1
1.5
2
2.5
3
0 10 20 30 40
I DD
[mA]
VDD [V]
IDD vs. VDDTj=25ºC
0
0.05
0.1
0.15
0.2
0.25
0.3
0.35
0 2 4 6 8 10
V FG
L, V R
DL
[V]
IFG, IRD [mA]
VFGL vs. IFG, VRDL vs. IRDVDD=24V, Tj=25ºC
0
0.5
1
1.5
2
2.5
3
3.5
4
4.5
0 1 2 3
V REF
[V]
IREF [mA]
VREF vs. IREFVDD=24V
Tj=-40ºC
Tj=25ºC
Tj=150ºC
0
0.5
1
1.5
2
2.5
3
3.5
4
4.5
0 1 2 3
V REF
[V]
IREF [mA]
VREF vs. IREFVDD=6V
Tj=-40ºC
Tj=25ºC
Tj=150ºC
0
0.2
0.4
0.6
0.8
1
1.2
1.4
0 5 10 15 20
V HB
[V]
IHB [mA]
VHB vs. IHBVDD=24V
Tj=-40ºC
Tj=25ºC
Tj=150ºC
0
0.2
0.4
0.6
0.8
1
1.2
1.4
0 5 10 15 20
V HB
[V]
IHB [mA]
VHB vs. IHBVDD=6V
Tj=-40ºC
Tj=25ºC
Tj=150ºC
NJW4320
- 12 - Ver.2016-03-08
TYPICAL CHARACTERISTICS
0
0.5
1
1.5
2
2.5
3
-50 0 50 100 150
I DD
[mA]
Tj [ºC]
IDD vs. TjVDD=24V
0
0.02
0.04
0.06
0.08
0.1
0.12
0.14
0.16
0.18
-50 0 50 100 150
V FG
L, V R
DL
[V]
Tj [ºC]
VFGL vs. Tj, VRDL vs. TjIFG=3mA, VDD=24V
3.8
3.85
3.9
3.95
4
4.05
4.1
4.15
4.2
-50 0 50 100 150
V REF
[V]
Tj [ºC]
VREF vs. TjVDD=24V, IREF=0.5mA
1.19
1.21
1.23
1.25
1.27
1.29
1.31
-50 0 50 100 150
V HB
[V]
Tj [ºC]
VHB vs. TjIHB=5mA, VDD=24V
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
-50 0 50 100 150
RO
N[Ω
]
Tj [ºC]
RON vs. TjIo=300mA
VDD=6V
VDD=24V
0.244
0.246
0.248
0.25
0.252
0.254
0.256
-50 0 50 100 150
V DET
RF
[V]
Tj [ºC]
VDETRF vs. TjVDD=24V
NJW4320
- 13 - Ver.2016-03-08
[CAUTION] The specifications on this databook are only
given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.