Upload
muhamad-ridhwan
View
218
Download
20
Embed Size (px)
Citation preview
AA
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401679 CSCHEMATIC A4921P
B
1 57Thursday, March 26, 2009
2008/10/06 2009/10/06Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401679 CSCHEMATIC A4921P
B
1 57Thursday, March 26, 2009
2008/10/06 2009/10/06Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401679 CSCHEMATIC A4921P
B
1 57Thursday, March 26, 2009
2008/10/06 2009/10/06Compal Electronics, Inc.
AMD Puma (JV40-PU) : Griffin Processor with RS780MN/SB700/M92-M2 XT
KBLG0/NBLG0 Schematics Document
REV:1.0
Compal Confidential
2009-03-11
Tigris (JV40-TR) : Caspian Processor with RS880M/SB710/M92-M2 XT
AA
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401679 CSCHEMATIC A4921P
B
2 57Thursday, March 26, 2009
2008/10/06 2009/10/06Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401679 CSCHEMATIC A4921P
B
2 57Thursday, March 26, 2009
2008/10/06 2009/10/06Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401679 CSCHEMATIC A4921P
B
2 57Thursday, March 26, 2009
2008/10/06 2009/10/06Compal Electronics, Inc.
Power On/Off CKT.
Touch Pad
page 41
CRT
LPC BUSpage 42
Compal Confidential
uFCBGA-528
page 26
MDC 1.5Conn
page 43
Int.KBD
page 39
USBconn X 2
A link Express2
DC/DC Interface CKT.
AMD S1G2 Processor
page 38
3.3V 48MHz
Hyper Transport Link 16 x 16
page 38
EC I/O Buffer
Fan Control
Power Circuit
uPGA-638 Package
page 41
page 45
ATI RS780MN
BIOS
page 4,5,6,7
page 39
HD Audio
page 44
page 10,11,12,13
ATI SB700
page 27,28,29,30,31
page 39
ENE KB926
LCD (LED BL)
Bluetooth Conn
3.3V 24.576MHz/48Mhz
Model Name : KBLG0
RTC CKT.page 26
page 24
page 43
page 46,47,48,49,50,51 52,53,54
S-ATA
page 32
SATA HDDConn.
port 0
CMOSCamera
USB port 0,6
USB
CDROM Conn.page 32
FingerprinterAES1610
Mini card(WL)X1
page 25 PCI-Express 1x
port 1
USB port 3 USB port 12 USB port 13 USB port 8
page 36,37 page 27 page 37 page 36 page 36
page 34
MINI Card x1WLANpage 36
port 3port 2
5 in 1 socket
page 33
page 33
port 4
RJ45page 35
Dual Channel BANK 0, 1, 2, 3200pin DDRII-SO-DIMM X2
1.8V DDRII 667/800
Memory BUS(DDRII)page 8,9
Clock GeneratorSLG8SP626VTR
page 6 page 23
Thermal SensorADM1032
Atheros AR8131LAN(GbE) Card Reader
JMB385
page 37
ESATA Conn.
ATI M92-M2 XT
VRAM 512MB64M16 x 4
PCI-Express 16x
DDR2 500MHz
page 19, 20
Page 14,15,16,17,18,21,22
uFCBGA-528
uFCBGA-962
HDMI Conn.
HDA CodecALC888
Audio AMP
Phone Jack x3
Digital MIC
page 40LED
page 42
page 39LID SW / MEDIA/B
port 2
USB port 1
Gen2
PowerXpress (MUX)
MUX(1:2)
MUX(1:2)
5 in 1 socket
page 33
page 33
Card ReaderRTS5159
USB port 4
option2
option1
Griffin
uFCBGA-528ATI RS880M
uFCBGA-528ATI SB710
uPGA-638 PackageAMD S1G3 Processor
Caspian
Tigris Puma
AA
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401679 CSCHEMATIC A4921P
B
3 57Thursday, March 26, 2009
2008/10/06 2009/10/06Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401679 CSCHEMATIC A4921P
B
3 57Thursday, March 26, 2009
2008/10/06 2009/10/06Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401679 CSCHEMATIC A4921P
B
3 57Thursday, March 26, 2009
2008/10/06 2009/10/06Compal Electronics, Inc.
STATESIGNAL
Full ON
S1(Power On Suspend)
S3 (Suspend to RAM)
S4 (Suspend to Disk)
S5 (Soft OFF)
SLP_S1# SLP_S3# SLP_S4# SLP_S5# +VALW +V +VS Clock
ON
ON
ON
ON
ON
ON
ON ON
ON
ON
ON
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
LOW
LOW LOW LOW LOW
LOWLOWLOW
LOW
LOW
LOW
HIGH HIGH HIGH HIGH
HIGHHIGHHIGH
HIGH
HIGH
HIGH
Board ID / SKU ID Table for AD channelVcc 3.3V +/- 5%
100K +/- 5%Ra/Rc/ReBoard ID Rb / Rd / Rf V min
0123
08.2K +/- 5%
0 V0.216 V 0.250 V 0.289 V0.436 V0.712 V
0.503 V0.819 V
0.538 V0.875 V
AD_BID V typAD_BID VAD_BID max
18K +/- 5%33K +/- 5%56K +/- 5%100K +/- 5%200K +/- 5%
3.300 V
0 V 0 V
4567 NC
1.036 V1.453 V 1.650 V 1.759 V1.935 V2.500 V
2.200 V3.300 V
2.341 V
1.185 V 1.264 V
Board ID01234567
PCB Revision0.1
BOARD ID Table BTO Option TableBTO Item BOM StructureDiscreteUMA UMA@
1.0
1101 001Xb
OFF OFF
+0.9V 0.9V switched power rail for DDR terminator
+RTCVCC RTC power
+1.5VS
+1.8VS 1.8V switched power rail+2.5VS
+5VS
+3VS+5VALW
+1.8V
2.5V for CPU_VDDA+3VALW
1.8V power rail for CPU VDDIO and DDR
3.3V always on power rail
5V always on power rail3.3V switched power rail
5V switched power rail+VSB VSB always on power rail ON ON*
ONONONON
EC SM Bus1 addressDevice
SB700 SM Bus 1 address
ONOFF
OFF
DDR DIMM1 1001 000XbDDR DIMM2 1001 010Xb
1.5V power rail for PCIE Card
+CPU_CORE_0
SB700 SM Bus 0 address
Device
Clock Generator(SILEGO SLG8SP626)
Address
Address Address
Voltage Rails
VINB+
+1.1VS
Adapter power supply (19V)AC or battery power rail for power circuit.Core voltage for CPU (0.7-1.2V)
External PCI DevicesDevice IDSEL# REQ#/GNT# Interrupts
ON
+VGA_CORE OFFOFFON
1.1V switched power rail for NB VDDC & VGA
ON
+CPU_CORE_1 Core voltage for CPU (0.7-1.2V) ON OFF OFF+CPU_CORE_NB Voltage for On-die Northbridge of CPU(0.8-1.1V)ON OFF OFF
ADI ADM1032 (CPU)
+1.2V_HT 1.2V switched power rail ON OFF OFF
ON ON*
ON OFF OFF
+3V_LAN 3.3V power rail for LAN ON ON ON
S1 S3 S5
ON OFF
ON
N/A N/A N/AN/AN/AN/A
Power Plane Description
EC SM Bus2 addressDevice
Smart Battery
OFF
OFF
ONOFF
OFF
OFFON
Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.
OFFON
ON
ONON
OFF
ON*OFF
OFFON
New card
Device Address
ON
1001 100X b0001 011X b
0.95-1.2V switched power rail
HEX98H9AHGMT G781-1 (GPU) 1001 101X b
16HHEX
D2
HEX
9094
Mini card
M92@M92-M2 XTVRAM STRAP VRAM@LAN 8121 8121@LAN 8131 8131@
PX_GPIO0
X
LVDS / CRTPowerXpress mode
PX_GPIO2
DISPLAY OUTPUT
PX_GPIO1
IGP only mode
RS780MNSB700 SB700
dGPU_ResetFunction Description dGPU_PWR_Enable PX Mode Switch
XX
H : EnableH : Enable L : iGPU(DC) / H : dGPU(AC)
PX_GPIO1
X
PowerXpress mode
PX_+3VSPX_GPIO2
IGP only mode
KB926
Enable +1.1VS_PXFunction Description PX MODE SWITCH Enable +3VS_DELAY
XX
H : Enable Reserved H : Enable
X
PX_+1.8VS
Enable +1.8VS_PX
PX_+VGA_CORE
X
Enable +VGA_CORE
H : Enable
PX_GPIO1_SB
PowerXpress mode
PX_GPIO2_NB
IGP only mode
KB926
Trigger from SB to Enable (PX_GPIO1/PX_+3VS/PX_+1.8VS/PX_+VGA_CORE)Function Description
X
X
H : Enable
Reserved
Trigger from SB
HDT debug HDT@
H : Enable
9CHSB-Temp Sensor
JMB385 CR JMB385@RTS5159 CR RTS5159@
0.4
FOR TIGRIS TIGRIS@FOR PUMA PUMA@
FOR TEST UB@
AA
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
H_CADIN1
H_CADIN0
H_CADIP3H_CADIN2H_CADIP2
H_CADIP1
H_CADIN3H_CADIP4
H_CADIN5
H_CADIN4H_CADIP5
H_CADIN6
H_CADIN8
H_CADIN7
H_CADIN9
H_CADIP8
H_CADIP6
H_CADIP7
H_CADIN10H_CADIP10
H_CADIN11H_CADIP11
H_CADIP9
H_CADIN13
H_CADIN12
H_CADIP14
H_CADIP12
H_CADIN14
H_CADIP0
H_CADIN15H_CADIP15
H_CADIP13
H_CADON15
H_CADOP13
H_CADON2
H_CADON3
H_CADON9
H_CADON6
H_CADON0
H_CADOP11
H_CADOP8
H_CADOP6
H_CADON13
H_CADOP1
H_CADOP2
H_CADOP4
H_CADOP5
H_CADON12
H_CADON7
H_CADON5
H_CADON10
H_CADON8
H_CADON4
H_CADON1
H_CADOP12
H_CADOP15
H_CADOP9
H_CADOP10
H_CADOP14
H_CADOP7
H_CADOP3
H_CADOP0
H_CADON14
H_CADON11
H_CADIN[0..15]
H_CADOP[0..15]
H_CADON[0..15]
H_CADIP[0..15]
H_CADON[0..15] 10H_CADIN[0..15]10
H_CADOP[0..15] 10
H_CLKIN010
H_CLKIN110H_CLKIP110
H_CTLIN110
H_CLKIP010
H_CTLIP110 H_CTLOP1 10
H_CLKOP1 10
H_CADIP[0..15]10
H_CLKOP0 10H_CLKON0 10
H_CLKON1 10
H_CTLON1 10
H_CTLOP0 10H_CTLON0 10H_CTLIN010
H_CTLIP010
+1.2V_HT
+1.2V_HT
+1.2V_HT
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401679 CSCHEMATIC A4921P
Custom
4 57Thursday, March 26, 2009
2008/10/06 2009/10/06Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401679 CSCHEMATIC A4921P
Custom
4 57Thursday, March 26, 2009
2008/10/06 2009/10/06Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401679 CSCHEMATIC A4921P
Custom
4 57Thursday, March 26, 2009
2008/10/06 2009/10/06Compal Electronics, Inc.
250 mil
Near CPU Socket
VLDT CAP.
VLDT=1.5A
Change as 10Ufor Tigris
Change as 10Ufor Tigris
C722180P_0402_50V8JC722180P_0402_50V8J
1
2
C664 4.7U_0805_10V4Z
PUMA@
C664 4.7U_0805_10V4Z
PUMA@1 2
C6664.7U_0805_10V4Z
PUMA@
C6664.7U_0805_10V4Z
PUMA@
1
2
C7274.7U_0805_10V4Z
PUMA@
C7274.7U_0805_10V4Z
PUMA@
1
2
HT LINK
JCPU1A
6090022100G_B conn@
HT LINK
JCPU1A
6090022100G_B conn@
VLDT_A3D4VLDT_A2D3VLDT_A1D2VLDT_A0D1
VLDT_B3 AE5VLDT_B2 AE4VLDT_B1 AE3VLDT_B0 AE2
L0_CADIN_H15N5L0_CADIN_L15P5
L0_CADIN_H14M3L0_CADIN_L14M4
L0_CADIN_H13L5L0_CADIN_L13M5
L0_CADIN_H12K3L0_CADIN_L12K4
L0_CADIN_H11H3L0_CADIN_L11H4
L0_CADIN_H10G5L0_CADIN_L10H5
L0_CADIN_H9F3L0_CADIN_L9F4
L0_CADIN_H8E5L0_CADIN_L8F5
L0_CADIN_H7N3L0_CADIN_L7N2
L0_CADIN_H6L1L0_CADIN_L6M1
L0_CADIN_H5L3L0_CADIN_L5L2
L0_CADIN_H4J1L0_CADIN_L4K1
L0_CADIN_H3G1L0_CADIN_L3H1
L0_CADIN_H2G3L0_CADIN_L2G2
L0_CADIN_H1E1L0_CADIN_L1F1
L0_CADIN_H0E3L0_CADIN_L0E2
L0_CADOUT_H15 T4L0_CADOUT_L15 T3
L0_CADOUT_H14 V5L0_CADOUT_L14 U5
L0_CADOUT_H13 V4L0_CADOUT_L13 V3
L0_CADOUT_H12 Y5L0_CADOUT_L12 W5
L0_CADOUT_H11 AB5L0_CADOUT_L11 AA5
L0_CADOUT_H10 AB4L0_CADOUT_L10 AB3
L0_CADOUT_H9 AD5L0_CADOUT_L9 AC5
L0_CADOUT_H8 AD4L0_CADOUT_L8 AD3
L0_CADOUT_H7 T1L0_CADOUT_L7 R1
L0_CADOUT_H6 U2L0_CADOUT_L6 U3
L0_CADOUT_H5 V1L0_CADOUT_L5 U1
L0_CADOUT_H4 W2L0_CADOUT_L4 W3
L0_CADOUT_H3 AA2L0_CADOUT_L3 AA3
L0_CADOUT_H2 AB1L0_CADOUT_L2 AA1
L0_CADOUT_H1 AC2L0_CADOUT_L1 AC3
L0_CADOUT_H0 AD1L0_CADOUT_L0 AC1
L0_CLKIN_H1J5L0_CLKIN_L1K5
L0_CLKIN_H0J3L0_CLKIN_L0J2
L0_CTLIN_H1P3L0_CTLIN_L1P4
L0_CTLIN_H0N1L0_CTLIN_L0P1
L0_CLKOUT_H1 Y4L0_CLKOUT_L1 Y3
L0_CLKOUT_H0 Y1L0_CLKOUT_L0 W1
L0_CTLOUT_H1 T5L0_CTLOUT_L1 R5
L0_CTLOUT_H0 R2L0_CTLOUT_L0 R3
C7250.22U_0603_16V4ZC7250.22U_0603_16V4Z
1
2
C668180P_0402_50V8JC668180P_0402_50V8J
1
2
C7260.22U_0603_16V4ZC7260.22U_0603_16V4Z
1
2
AA
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
DDRB_SMA10
DDRB_SMA7
DDRB_SMA1
DDRB_SMA12
DDRB_SMA6
DDRB_SMA11
DDRB_SMA0
DDRB_SMA9
DDRB_SMA15
DDRB_SMA3
DDRB_SMA5
DDRB_SMA8
DDRB_SMA13
DDRB_SMA2
DDRB_SMA4
DDRB_CKE1
DDRB_SDQ0
DDRB_CKE0
DDRB_SDQS6DDRB_SDQS6#
DDRB_SDQS2DDRB_SDQS2#
DDRB_SDQS5DDRB_SDQS5#
DDRB_SDQS1DDRB_SDQS1#
DDRB_SDQS4DDRB_SDQS4#
DDRB_SDQS0DDRB_SDQS0#
DDRB_SDQS7DDRB_SDQS7#
DDRB_SDQS3DDRB_SDQS3#
DDRA_CLK1
DDRA_CLK1#
DDRB_CLK0
DDRB_CLK0#
DDRB_CLK1
DDRB_CLK1#
DDRA_SDQS0DDRA_SDQS0#
DDRA_SDQS3DDRA_SDQS3#
DDRA_SDQS2DDRA_SDQS2#
DDRA_SDQS1DDRA_SDQS1#
DDRA_SDQS4DDRA_SDQS4#DDRA_SDQS5DDRA_SDQS5#DDRA_SDQS6DDRA_SDQS6#
DDRA_SDQS7#DDRA_SDQS7
DDRA_CLK0
DDRA_CLK0#
+MCH_REF
DDRB_ODT0DDRB_ODT1
DDRA_ODT1DDRA_ODT0
DDRB_CLK0#DDRB_CLK0
DDRB_CLK1DDRB_CLK1#DDRA_CLK1#
DDRA_CLK0#DDRA_CLK0
DDRA_CLK1
DDRA_CKE0DDRA_CKE1
DDRB_SDM6
DDRB_SDM4
DDRB_SDM2
DDRB_SDM0
DDRB_SDM5
DDRB_SDM3
DDRB_SDM1
DDRB_SDM7DDRA_SDM6DDRA_SDM5DDRA_SDM4DDRA_SDM3DDRA_SDM2DDRA_SDM1DDRA_SDM0
DDRA_SDM7
DDRA_SDQ3DDRA_SDQ4
DDRA_SDQ0DDRA_SDQ1DDRA_SDQ2
DDRB_SRAS#DDRB_SCAS#DDRB_SWE#
DDRB_SBS0#DDRB_SBS1#DDRB_SBS2#
DDRA_SWE#DDRA_SCAS#DDRA_SRAS#
DDRA_SBS2#DDRA_SBS1#DDRA_SBS0#
DDRA_SMA15
DDRA_SMA12
DDRA_SMA14DDRA_SMA13
DDRA_SMA11DDRA_SMA10
DDRA_SMA6
DDRA_SMA1
DDRA_SMA7
DDRA_SMA2DDRA_SMA3
DDRA_SMA8
DDRA_SMA5DDRA_SMA4
DDRA_SMA9
DDRA_SMA0
DDRB_SMA14
DDRA_SCS1# DDRB_SCS0#DDRB_SCS1#
DDRA_SCS0#
+MCH_REF
DDRA_SDQ5DDRA_SDQ6DDRA_SDQ7DDRA_SDQ8DDRA_SDQ9DDRA_SDQ10DDRA_SDQ11DDRA_SDQ12DDRA_SDQ13DDRA_SDQ14DDRA_SDQ15DDRA_SDQ16DDRA_SDQ17DDRA_SDQ18DDRA_SDQ19DDRA_SDQ20DDRA_SDQ21DDRA_SDQ22DDRA_SDQ23DDRA_SDQ24DDRA_SDQ25DDRA_SDQ26DDRA_SDQ27DDRA_SDQ28DDRA_SDQ29DDRA_SDQ30DDRA_SDQ31DDRA_SDQ32DDRA_SDQ33DDRA_SDQ34DDRA_SDQ35DDRA_SDQ36DDRA_SDQ37DDRA_SDQ38DDRA_SDQ39DDRA_SDQ40DDRA_SDQ41DDRA_SDQ42DDRA_SDQ43DDRA_SDQ44DDRA_SDQ45DDRA_SDQ46DDRA_SDQ47DDRA_SDQ48DDRA_SDQ49DDRA_SDQ50DDRA_SDQ51DDRA_SDQ52DDRA_SDQ53DDRA_SDQ54DDRA_SDQ55DDRA_SDQ56DDRA_SDQ57DDRA_SDQ58DDRA_SDQ59DDRA_SDQ60DDRA_SDQ61DDRA_SDQ62DDRA_SDQ63
DDRB_SDQ1DDRB_SDQ2DDRB_SDQ3DDRB_SDQ4DDRB_SDQ5DDRB_SDQ6DDRB_SDQ7DDRB_SDQ8DDRB_SDQ9DDRB_SDQ10DDRB_SDQ11DDRB_SDQ12DDRB_SDQ13DDRB_SDQ14DDRB_SDQ15DDRB_SDQ16DDRB_SDQ17DDRB_SDQ18DDRB_SDQ19DDRB_SDQ20DDRB_SDQ21DDRB_SDQ22DDRB_SDQ23DDRB_SDQ24DDRB_SDQ25DDRB_SDQ26DDRB_SDQ27DDRB_SDQ28DDRB_SDQ29DDRB_SDQ30DDRB_SDQ31DDRB_SDQ32DDRB_SDQ33DDRB_SDQ34DDRB_SDQ35DDRB_SDQ36DDRB_SDQ37DDRB_SDQ38DDRB_SDQ39DDRB_SDQ40DDRB_SDQ41DDRB_SDQ42DDRB_SDQ43DDRB_SDQ44DDRB_SDQ45DDRB_SDQ46DDRB_SDQ47DDRB_SDQ48DDRB_SDQ49DDRB_SDQ50DDRB_SDQ51DDRB_SDQ52DDRB_SDQ53DDRB_SDQ54DDRB_SDQ55DDRB_SDQ56DDRB_SDQ57DDRB_SDQ58DDRB_SDQ59DDRB_SDQ60DDRB_SDQ61DDRB_SDQ62DDRB_SDQ63
VTT_SENSE
DDRB_CKE1 9DDRB_CKE0 9
DDRA_SCS0#8DDRA_SCS1#8 DDRB_SCS0# 9
DDRB_SCS1# 9
DDRB_SDQ[63..0]9
DDRB_SDM[7..0]9 DDRA_SDM[7..0] 8
DDRA_SDQ[63..0] 8
DDRB_SDQS79DDRB_SDQS7#9
DDRB_SDQS69
DDRB_SDQS59
DDRB_SDQS49
DDRB_SDQS39
DDRB_SDQS29
DDRB_SDQS19
DDRB_SDQS09
DDRB_SDQS6#9
DDRB_SDQS5#9
DDRB_SDQS4#9
DDRB_SDQS3#9
DDRB_SDQS2#9
DDRB_SDQS1#9
DDRB_SDQS0#9
DDRA_SDQS3 8
DDRA_SDQS2 8
DDRA_SDQS1 8
DDRA_SDQS0 8
DDRA_SDQS3# 8
DDRA_SDQS2# 8
DDRA_SDQS1# 8
DDRA_SDQS0# 8
DDRA_SDQS4 8DDRA_SDQS4# 8DDRA_SDQS5 8DDRA_SDQS5# 8DDRA_SDQS6 8DDRA_SDQS6# 8DDRA_SDQS7 8DDRA_SDQS7# 8
DDRB_SRAS# 9DDRB_SCAS# 9DDRB_SWE# 9
DDRB_SBS0# 9DDRB_SBS1# 9DDRB_SBS2# 9
DDRA_SRAS#8DDRA_SCAS#8DDRA_SWE#8
DDRA_SBS0#8DDRA_SBS1#8DDRA_SBS2#8
DDRA_SMA[15..0]8 DDRB_SMA[15..0] 9
DDRB_ODT0 9DDRB_ODT1 9
DDRA_ODT08DDRA_ODT18
DDRB_CLK0 9DDRB_CLK0# 9DDRB_CLK1 9DDRB_CLK1# 9
DDRA_CLK08DDRA_CLK0#8DDRA_CLK18
DDRA_CLK1#8
DDRA_CKE08DDRA_CKE18
+1.8V
+0.9V+0.9V
+1.8V
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401679 CSCHEMATIC A4921P
Custom
5 57Thursday, March 26, 2009
2008/10/06 2009/10/06Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401679 CSCHEMATIC A4921P
Custom
5 57Thursday, March 26, 2009
2008/10/06 2009/10/06Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401679 CSCHEMATIC A4921P
Custom
5 57Thursday, March 26, 2009
2008/10/06 2009/10/06Compal Electronics, Inc.
PLACE CLOSE TO PROCESSOR WITHIN 1.5 INCH
Place them close to CPU within 1"
Processor DDR2 Memory Interface
VTT=0.75A
T4PAD T4PAD
C1111.5P_0402_50V9CC1111.5P_0402_50V9C
1
2
R76 39.2_0402_1%R76 39.2_0402_1%1 2
R77 39.2_0402_1%R77 39.2_0402_1%1 2
C3791.5P_0402_50V9CC3791.5P_0402_50V9C
1
2
C3801.5P_0402_50V9CC3801.5P_0402_50V9C
1
2
R791K_0402_1%
R791K_0402_1%
1
2
MEM:DATAJCPU1C
6090022100G_Bconn@
MEM:DATAJCPU1C
6090022100G_Bconn@
MB_DATA63AD11MB_DATA62AF11MB_DATA61AF14MB_DATA60AE14MB_DATA59Y11MB_DATA58AB11MB_DATA57AC12MB_DATA56AF13MB_DATA55AF15MB_DATA54AF16MB_DATA53AC18MB_DATA52AF19MB_DATA51AD14MB_DATA50AC14MB_DATA49AE18MB_DATA48AD18MB_DATA47AD20MB_DATA46AC20MB_DATA45AF23MB_DATA44AF24MB_DATA43AF20MB_DATA42AE20MB_DATA41AD22MB_DATA40AC22MB_DATA39AE25MB_DATA38AD26MB_DATA37AA25MB_DATA36AA26MB_DATA35AE24MB_DATA34AD24MB_DATA33AA23MB_DATA32AA24MB_DATA31G24MB_DATA30G23MB_DATA29D26MB_DATA28C26MB_DATA27G26MB_DATA26G25MB_DATA25E24MB_DATA24E23MB_DATA23C24MB_DATA22B24MB_DATA21C20MB_DATA20B20MB_DATA19C25MB_DATA18D24MB_DATA17A21MB_DATA16D20MB_DATA15D18MB_DATA14C18MB_DATA13D14MB_DATA12C14MB_DATA11A20MB_DATA10A19MB_DATA9A16MB_DATA8A15MB_DATA7A13MB_DATA6D12MB_DATA5E11MB_DATA4G11MB_DATA3B14MB_DATA2A14MB_DATA1A11MB_DATA0C11
MA_DATA63 AA12MA_DATA62 AB12MA_DATA61 AA14MA_DATA60 AB14MA_DATA59 W11MA_DATA58 Y12MA_DATA57 AD13MA_DATA56 AB13MA_DATA55 AD15MA_DATA54 AB15MA_DATA53 AB17MA_DATA52 Y17MA_DATA51 Y14MA_DATA50 W14MA_DATA49 W16MA_DATA48 AD17MA_DATA47 Y18MA_DATA46 AD19MA_DATA45 AD21MA_DATA44 AB21MA_DATA43 AB18MA_DATA42 AA18MA_DATA41 AA20MA_DATA40 Y20MA_DATA39 AA22MA_DATA38 Y22MA_DATA37 W21MA_DATA36 W22MA_DATA35 AA21MA_DATA34 AB22MA_DATA33 AB24MA_DATA32 Y24MA_DATA31 H22MA_DATA30 H20MA_DATA29 E22MA_DATA28 E21MA_DATA27 J19MA_DATA26 H24MA_DATA25 F22MA_DATA24 F20MA_DATA23 C23MA_DATA22 B22MA_DATA21 F18MA_DATA20 E18MA_DATA19 E20MA_DATA18 D22MA_DATA17 C19MA_DATA16 G18MA_DATA15 G17MA_DATA14 C17MA_DATA13 F14MA_DATA12 E14MA_DATA11 H17MA_DATA10 E17
MA_DATA9 E15MA_DATA8 H15MA_DATA7 E13MA_DATA6 C13MA_DATA5 H12MA_DATA4 H11MA_DATA3 G14MA_DATA2 H14MA_DATA1 F12MA_DATA0 G12
MB_DM7AD12MB_DM6AC16MB_DM5AE22MB_DM4AB26MB_DM3E25MB_DM2A22MB_DM1B16MB_DM0A12
MB_DQS_H7AF12MB_DQS_L7AE12
MB_DQS_H6AE16MB_DQS_L6AD16
MB_DQS_H5AF21MB_DQS_L5AF22
MB_DQS_H4AC25MB_DQS_L4AC26
MB_DQS_H3F26MB_DQS_L3E26
MB_DQS_H2A24MB_DQS_L2A23
MB_DQS_H1D16MB_DQS_L1C16
MB_DQS_H0C12MB_DQS_L0B12
MA_DM7 Y13MA_DM6 AB16MA_DM5 Y19MA_DM4 AC24MA_DM3 F24MA_DM2 E19MA_DM1 C15MA_DM0 E12
MA_DQS_H7 W12MA_DQS_L7 W13
MA_DQS_H6 Y15MA_DQS_L6 W15
MA_DQS_H5 AB19MA_DQS_L5 AB20
MA_DQS_H4 AD23MA_DQS_L4 AC23
MA_DQS_H3 G22MA_DQS_L3 G21
MA_DQS_H2 C22MA_DQS_L2 C21
MA_DQS_H1 G16MA_DQS_L1 G15
MA_DQS_H0 G13MA_DQS_L0 H13
C
1
7
8
0
.
1
U
_
0
4
0
2
_
1
6
V
4
Z
C
1
7
8
0
.
1
U
_
0
4
0
2
_
1
6
V
4
Z
1
2
R781K_0402_1%
R781K_0402_1%
1
2
C
1
7
7
1
0
0
0
P
_
0
4
0
2
_
2
5
V
8
J
C
1
7
7
1
0
0
0
P
_
0
4
0
2
_
2
5
V
8
J
1
2
MEM:CMD/CTRL/CLK
JCPU1B
6090022100G_Bconn@
MEM:CMD/CTRL/CLK
JCPU1B
6090022100G_Bconn@
VTT1D10VTT2C10VTT3B10VTT4AD10
VTT5 W10VTT6 AC10VTT7 AB10VTT8 AA10VTT9 A10
MA1_ODT1V19MA1_ODT0U21MA0_ODT1V22MA0_ODT0T19
MB1_ODT0 Y26MB0_ODT1 W23MB0_ODT0 W26
RSVD_M2 B18
MB1_CS_L0 U22MB0_CS_L1 W25MB0_CS_L0 V26MA0_CS_L1U19
MA1_CS_L1V20MA1_CS_L0U20
MA0_CS_L0T20
MA_ADD15K19MA_ADD14K24MA_ADD13V24MA_ADD12K20MA_ADD11L22MA_ADD10R21MA_ADD9K22MA_ADD8L19MA_ADD7L21MA_ADD6M24MA_ADD5L20MA_ADD4M22MA_ADD3M19MA_ADD2N22MA_ADD1M20MA_ADD0N21
MA_BANK2J21MA_BANK1R23MA_BANK0R20
MA_RAS_LR19MA_CAS_LT22MA_WE_LT24
MEMZPAF10MEMZNAE10 VTT_SENSE Y10
MEMVREF W17
MA_CLK_H3P19MA_CLK_L3P20
MA_CLK_H2Y16MA_CLK_L2AA16
MA_CLK_H1E16MA_CLK_L1F16
MA_CLK_H0N19MA_CLK_L0N20
MB_CLK_H3 R26MB_CLK_L3 R25
MB_CLK_H2 AF18MB_CLK_L2 AF17
MB_CLK_H1 A17MB_CLK_L1 A18
MB_CLK_H0 P22MB_CLK_L0 R22
MA_CKE0J22MA_CKE1J20
MB_CKE0 J25MB_CKE1 H26
MB_ADD15 J24MB_ADD14 J23MB_ADD13 W24MB_ADD12 L25MB_ADD11 L26MB_ADD10 T26
MB_ADD9 K26MB_ADD8 M26MB_ADD7 L24MB_ADD6 N25MB_ADD5 L23MB_ADD4 N26MB_ADD3 N23MB_ADD2 P26MB_ADD1 N24MB_ADD0 P24
MB_BANK2 J26MB_BANK1 U26MB_BANK0 R24
MB_RAS_L U25MB_CAS_L U24MB_WE_L U23
RSVD_M1H16
C1121.5P_0402_50V9CC1121.5P_0402_50V9C
1
2
AA
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
CPU_TDO
CPU_DBREQ#
CPU_HTREF0CPU_HTREF1
CPU_DBRDYCPU_TMS
CPU_TEST19
CPU_CLKIN_SC_P
CPU_THERMTRIP#_R
LDT_RST#
H_PWRGD
LDT_STOP#
LDT_STOP#
CPU_SIDCPU_SIC
CPU_CLKIN_SC_N
CPU_TDICPU_TRST#CPU_TCK
CPU_DBREQ#
CPU_TDO
CPU_SVCCPU_SVD
CPU_TEST20CPU_TEST21
CPU_TEST24CPU_TEST22
CPU_TEST29_L_FBCLKOUT_NCPU_TEST29_H_FBCLKOUT_P
CPU_TEST17CPU_TEST16
CPU_TEST14CPU_TEST15
CPU_TEST28_L_PLLCHRZ_NCPU_TEST28_H_PLLCHRZ_P
LDT_RST#
H_PWRGDLDT_RST#
CPU_TEST23
CPU_SVCCPU_SVD
CPU_TEST27
H_PROCHOT#
THERMDA_CPU
THERMDC_CPU
EC_SMB_CK2
EC_SMB_DA2
CPU_THERMTRIP#_R
CPU_VDDNB_FB_HCPU_VDDNB_FB_L
CPU_VDD0_FB_HCPU_VDD0_FB_L
CPU_VDD1_FB_HCPU_VDD1_FB_L
CPU_TEST18
HDT_RST#
CPU_TEST12
CPU_TEST25HCPU_TEST25L
CPU_TEST6
CPU_TEST7CPU_TEST10
CPU_TEST8
CPU_DBREQ#
CPU_TEST21
CPU_TEST24
CPU_TRST#CPU_TDICPU_TMSCPU_TCKCPU_DBRDY
THERMDA_CPUTHERMDC_CPU
H_PROCHOT#
CPU_TEST20
CPU_TEST23
CPU_TEST25H
CPU_TEST25L
CPU_TEST25L
CPU_TEST25H
CPU_SID
CPU_SIC
EC_SMB_DA2
EC_SMB_CK2
EC_SMB_DA
EC_SMB_CK
EC_SMB_DA1
EC_SMB_CK1
H_PWRGD27
LDT_STOP#11,27
LDT_RST#27
SB_PWRGD 11,28,41
CPU_VDDNB_FB_H 53CPU_VDDNB_FB_L 53
CPU_VDD0_FB_H53CPU_VDD0_FB_L53
CPU_VDD1_FB_H53CPU_VDD1_FB_L53
CLK_CPU_BCLK23
CLK_CPU_BCLK#23
EC_SMB_DA2 22,38
EC_SMB_CK2 22,38
CPU_SVD 53CPU_SVC 53
H_PROCHOT_R# 27
H_THERMTRIP# 28
CPU_LDT_REQ#11
EC_SMB_CK1 38,47
EC_SMB_DA1 38,47
+1.8V
+1.2V_HT
+2.5VDDA
+2.5VS
+3VS
+1.8V
+1.8VS
+1.8VS
+1.8VS
+3VS
+1.8V
+1.8V
+1.8V
+1.8V
+1.8V+1.8V
+3VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401679 CSCHEMATIC A4921P
Custom
6 57Thursday, March 26, 2009
2008/10/06 2009/10/06Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401679 CSCHEMATIC A4921P
Custom
6 57Thursday, March 26, 2009
2008/10/06 2009/10/06Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401679 CSCHEMATIC A4921P
Custom
6 57Thursday, March 26, 2009
2008/10/06 2009/10/06Compal Electronics, Inc.
VDDA=0.25A
Address 1001 100X b
For Tigris
For Tigris
Change as 3300pFFor Tigris
CPU internal thermal sensor
FDV301N, the Vgs is:min = 0.65VTyp = 0.85VMax = 1.5V
2.09V for Gate
DVT
DVT2
MP(Remove)
MP(Remove)
MP(mask)
T43 PADT43 PAD
R327 300_0402_5%R327 300_0402_5%1 2
R1400_0402_5%@
R1400_0402_5%@
1 2
R136 300_0402_5%R136 300_0402_5%1 2
R70 2.2K_0402_5%R70 2.2K_0402_5%12
R143 300_0402_5%R143 300_0402_5%1 2
T24PAD T24PAD
T36PAD T36PAD
R75 300_0402_5%R75 300_0402_5%1 2
C7190.01U_0402_25V4Z
@
C7190.01U_0402_25V4Z
@
1
2
R485 0_0402_5%@
R485 0_0402_5%@1 2
T6PAD T6PAD
C319
3300P_0402_50V7K
C319
3300P_0402_50V7K
1
2
T3 PADT3 PAD
R67 300_0402_5%R67 300_0402_5%1 2
T18PAD T18PAD
T44 PADT44 PAD
R
1
1
9
2
2
0
_
0
4
0
2
_
5
%
HDT@
R
1
1
9
2
2
0
_
0
4
0
2
_
5
%
HDT@
1
2
R69 300_0402_5%R69 300_0402_5%1 2
G
DS
Q7 FDV301N_NL_SOT23-3@
G
DS
Q7 FDV301N_NL_SOT23-3@
2
13
T26 PADT26 PAD
R338300_0402_5%R338300_0402_5%
1
2
C724 3900P_0402_50V7KC724 3900P_0402_50V7K1 2
R337300_0402_5%R337300_0402_5%
1
2
R339300_0402_5%R339300_0402_5%
1
2
R650_0402_5%
R650_0402_5%
1 2
G
DS
Q8 FDV301N_NL_SOT23-3@
G
DS
Q8 FDV301N_NL_SOT23-3@
2
13
R53
34.8K_0402_1%@
R53
34.8K_0402_1%@
12
C3840.22U_0603_16V4ZC3840.22U_0603_16V4Z
1
2
SAMTEC_ASP-68200-07
JP1
CONN@ SAMTEC_ASP-68200-07
JP1
CONN@
2468
101214161820222423
21191715131197531
26
T31PAD T31PAD
T25 PADT25 PAD
T2 PADT2 PAD
T42 PADT42 PAD
R66 10K_0402_5%R66 10K_0402_5%1 2
R73 300_0402_5%R73 300_0402_5%1 2
C206
0
.
1
U
_
0
4
0
2
_
1
6
V
4
Z
C206
0
.
1
U
_
0
4
0
2
_
1
6
V
4
Z 1
2
EB
C
Q9
MMBT3904_NL_SOT23-3
EB
C
Q9
MMBT3904_NL_SOT23-3
2
3 1
R71 2.2K_0402_5%R71 2.2K_0402_5%12
R
1
2
0
2
2
0
_
0
4
0
2
_
5
%
HDT@
R
1
2
0
2
2
0
_
0
4
0
2
_
5
%
HDT@
1
2
C7200.01U_0402_25V4Z
@
C7200.01U_0402_25V4Z
@
1
2
T38PAD T38PAD
R330 0_0402_5%R330 0_0402_5%1 2
T21PAD T21PAD
R135 300_0402_5%TIGRIS@
R135 300_0402_5%TIGRIS@
1 2R479 0_0402_5%
@
R479 0_0402_5%
@1 2
C3854.7U_0805_10V4Z C3854.7U_0805_10V4Z
1
2
U11
ADM1032ARMZ_MSOP8
U11
ADM1032ARMZ_MSOP8
VDD1
ALERT# 6
THERM#4 GND 5
D+2
D-3
SCLK 8
SDATA 7
T33 PADT33 PAD
C7210.01U_0402_25V4Z
@
C7210.01U_0402_25V4Z
@
1
2
U15
NC7SZ08P5X_NL_SC70-5HDT@
U15
NC7SZ08P5X_NL_SC70-5HDT@
B 2
A 1Y4
P
5
G
3
R144 300_0402_5%
TIGRIS@
R144 300_0402_5%
TIGRIS@1 2
R325169_0402_1%R325169_0402_1%
1
2
T34PAD T34PAD
T35PAD T35PAD
R328 1K_0402_5%R328 1K_0402_5%1 2
R
1
1
7
2
2
0
_
0
4
0
2
_
5
%
HDT@R
1
1
7
2
2
0
_
0
4
0
2
_
5
%
HDT@1
2
C194
2200P_0402_50V7KPUMA@
C194
2200P_0402_50V7KPUMA@
1 2
R82 44.2_0402_1%R82 44.2_0402_1%1 2
T39PAD T39PAD
R480 0_0402_5%
@
R480 0_0402_5%
@1 2
L35
FBM_L11_201209_300L_0805
L35
FBM_L11_201209_300L_08051 2
R89 44.2_0402_1%R89 44.2_0402_1%1 2
R52
20K_0402_5%@
R52
20K_0402_5%@
12
C92 0.1U_0402_16V4Z@C92 0.1U_0402_16V4Z@
1 2
T41 PADT41 PAD
R329 1K_0402_5%R329 1K_0402_5%1 2
T37 PADT37 PAD
T67PAD T67PAD
T5PAD T5PAD
R
1
1
8
2
2
0
_
0
4
0
2
_
5
%
HDT@
R
1
1
8
2
2
0
_
0
4
0
2
_
5
%
HDT@
1
2
T32PAD T32PAD
+ C391150U_B2_6.3VM
+ C391150U_B2_6.3VM
1
2
R72 300_0402_5%R72 300_0402_5%1 2
R680_0402_5%
R680_0402_5%
1 2
JCPU1D
6090022100G_B
conn@
JCPU1D
6090022100G_B
conn@
VDDA1F8VDDA2F9
RESET_LB7PWROKA7LDTSTOP_LF10
SICAF4SIDAF5
HT_REF1P6HT_REF0R6
VDD0_FB_HF6VDD0_FB_LE6
VDDIO_FB_H W9VDDIO_FB_L Y9
THERMTRIP_L AF6PROCHOT_L AC7
RSVD2A5
LDTREQ_LC6
SVC A6SVD A4
RSVD6 C5RSVD4B5
RSVD1A3
CLKIN_HA9CLKIN_LA8
DBRDYG10TMSAA9TCKAC9TRST_LAD9TDIAF9
DBREQ_L E10
TDO AE9
TEST25_HE9TEST25_LE8
TEST19G9TEST18H10
RSVD8 AA7
TEST9C2
TEST17 D7TEST16 E7TEST15 F7TEST14 C7
TEST12AC8
TEST7 C3
TEST6AA6
THERMDC W7THERMDA W8
VDD1_FB_HY6VDD1_FB_LAB6
TEST29_H C9TEST29_L C8
TEST24AE7
TEST23AD7
TEST22AE8
TEST21AB8TEST20AF7
TEST28_H J7TEST28_L H8
TEST27AF8
ALERT_LAE6
TEST10 K8
TEST8 C4
RSVD3B3
RSVD5C1
VDDNB_FB_H H6VDDNB_FB_L G6
RSVD7 D5
KEY2 W18
MEMHOT_L AA8
RSVD10 H18RSVD9 H19
KEY1 M11
R74 300_0402_5%R74 300_0402_5%1 2
R484 0_0402_5%@
R484 0_0402_5%@1 2
C7233900P_0402_50V7K
C7233900P_0402_50V7K1 2
AA
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
+CPU_CORE_0
+0.9V
+CPU_CORE_0
+CPU_CORE_0
+CPU_CORE_0
+1.8V
+1.8V
+1.8V
+1.8V +1.8V
+0.9V
+0.9V
+CPU_CORE_NB
+1.8V
+1.8V
+CPU_CORE_1
+CPU_CORE_1
+CPU_CORE_1
+CPU_CORE_1
+CPU_CORE_NB
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401679 CSCHEMATIC A4921P
Custom
7 57Thursday, March 26, 2009
2008/10/06 2009/10/06Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401679 CSCHEMATIC A4921P
Custom
7 57Thursday, March 26, 2009
2008/10/06 2009/10/06Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401679 CSCHEMATIC A4921P
Custom
7 57Thursday, March 26, 2009
2008/10/06 2009/10/06Compal Electronics, Inc.
A: Add C165 and C176to follow AMD Layoutreview recommand forEMI
Between CPU Socket and DIMM
180PF Qt'y follow the distance betweenCPU socket and DIMM0.
Under CPU Socket
Athlon 64 S1Processor Socket
Near CPU Socket
VTT decoupling.
VDD(+CPU_CORE) decoupling.
VDDIO decoupling.+CPU_CORE_NB decoupling.
C: Change to NBO CAP
C: Change to NBO CAP
Under CPU Socket
Near CPU Socket Right side.
Near CPU Socket Left side.
Near Power Supply
Athlon 64 S1Processor Socket
VDD0 = 18A VDD1 =18A
VDDNB=3A
VDDIO=3A
VDDNB=4A(For Tigris)
C1911000P_0402_25V8JC1911000P_0402_25V8J
1
2
C3874.7U_0805_10V4ZC3874.7U_0805_10V4Z
1
2
C189180P_0402_50V8JC189180P_0402_50V8J
1
2
C22722U_0805_6.3V6MC22722U_0805_6.3V6M
1
2
C3090.01U_0402_25V4ZC3090.01U_0402_25V4Z
1
2
+ C661330U_X_2VM_R6M
+ C661330U_X_2VM_R6M
1
2
+ C643330U_X_2VM_R6M
+ C643330U_X_2VM_R6M
1
2
C1840.01U_0402_25V4ZC1840.01U_0402_25V4Z
1
2
C7171000P_0402_25V8JC7171000P_0402_25V8J
1
2
C294
0.22U_0603_16V4Z
C294
0.22U_0603_16V4Z
1
2
C2114.7U_0805_10V4ZC2114.7U_0805_10V4Z
1
2C716180P_0402_50V8JC716180P_0402_50V8J
1
2
C1090.22U_0603_16V4ZC1090.22U_0603_16V4Z
1
2
C21522U_0805_6.3V6MC21522U_0805_6.3V6M
1
2
C11322U_0805_6.3V6MC11322U_0805_6.3V6M
1
2
C28122U_0805_6.3V6MC28122U_0805_6.3V6M
1
2
C3000.22U_0603_16V4ZC3000.22U_0603_16V4Z
1
2
C2530.22U_0603_16V4ZC2530.22U_0603_16V4Z
1
2
C2760.01U_0402_25V4ZC2760.01U_0402_25V4Z
1
2
C2104.7U_0805_10V4ZC2104.7U_0805_10V4Z
1
2
C21422U_0805_6.3V6MC21422U_0805_6.3V6M
1
2
C23822U_0805_6.3V6MC23822U_0805_6.3V6M
1
2
C2094.7U_0805_10V4ZC2094.7U_0805_10V4Z
1
2
C219180P_0402_50V8JC219180P_0402_50V8J
1
2
C20722U_0805_6.3V6MC20722U_0805_6.3V6M
1
2
C2084.7U_0805_10V4ZC2084.7U_0805_10V4Z
1
2
C3010.22U_0603_16V4ZC3010.22U_0603_16V4Z
1
2
+ C96330U_X_2VM_R6M
+ C96330U_X_2VM_R6M
1
2
C715180P_0402_50V8JC715180P_0402_50V8J
1
2
C173180P_0402_50V8JC173180P_0402_50V8J
1
2
C24922U_0805_6.3V6MC24922U_0805_6.3V6M
1
2
+C107
220U_D2_4VM_R15+
C107
220U_D2_4VM_R15
1
2
C18622U_0805_6.3V6MC18622U_0805_6.3V6M
1
2
C308180P_0402_50V8JC308180P_0402_50V8J
1
2
C310180P_0402_50V8JC310180P_0402_50V8J
1
2
C3020.22U_0603_16V4ZC3020.22U_0603_16V4Z
1
2
C7181000P_0402_25V8JC7181000P_0402_25V8J
1
2
C218180P_0402_50V8JC218180P_0402_50V8J
1
2
C1644.7U_0805_10V4ZC1644.7U_0805_10V4Z
1
2
C28022U_0805_6.3V6MC28022U_0805_6.3V6M
1
2
C230180P_0402_50V8JC230180P_0402_50V8J
1
2
+ C226330U_X_2VM_R6M
+ C226330U_X_2VM_R6M
1
2
C25722U_0805_6.3V6MC25722U_0805_6.3V6M
1
2
JCPU1F
6090022100G_B
conn@
JCPU1F
6090022100G_B
conn@
VSS1AA4VSS2AA11VSS3AA13VSS4AA15VSS5AA17VSS6AA19VSS7AB2VSS8AB7VSS9AB9VSS10AB23VSS11AB25VSS12AC11VSS13AC13VSS14AC15VSS15AC17VSS16AC19VSS17AC21VSS18AD6VSS19AD8VSS20AD25VSS21AE11VSS22AE13VSS23AE15VSS24AE17VSS25AE19VSS26AE21VSS27AE23VSS28B4VSS29B6VSS30B8VSS31B9VSS32B11VSS33B13VSS34B15VSS35B17VSS36B19VSS37B21VSS38B23VSS39B25VSS40D6VSS41D8VSS42D9VSS43D11VSS44D13VSS45D15VSS46D17VSS47D19VSS48D21VSS49D23VSS50D25VSS51E4VSS52F2VSS53F11VSS54F13VSS55F15VSS56F17VSS57F19VSS58F21VSS59F23VSS60F25VSS61H7VSS62H9VSS63H21VSS64H23VSS65J4
VSS66 J6VSS67 J8VSS68 J10VSS69 J12VSS70 J14VSS71 J16VSS72 J18VSS73 K2VSS74 K7VSS75 K9VSS76 K11VSS77 K13VSS78 K15VSS79 K17VSS80 L6VSS81 L8VSS82 L10VSS83 L12VSS84 L14VSS85 L16VSS86 L18VSS87 M7VSS88 M9VSS89 AC6VSS90 M17VSS91 N4VSS92 N8VSS93 N10VSS94 N16VSS95 N18VSS96 P2VSS97 P7VSS98 P9VSS99 P11
VSS100 P17VSS101 R8VSS102 R10VSS103 R16VSS104 R18VSS105 T7VSS106 T9VSS107 T11VSS108 T13VSS109 T15VSS110 T17VSS111 U4VSS112 U6VSS113 U8VSS114 U10VSS115 U12VSS116 U14VSS117 U16VSS118 U18VSS119 V2VSS120 V7VSS121 V9VSS122 V11VSS123 V13VSS124 V15VSS125 V17VSS126 W6VSS127 Y21VSS128 Y23VSS129 N6
C3830.22U_0603_16V4ZC3830.22U_0603_16V4Z
1
2
C295
180P_0402_50V8J
C295
180P_0402_50V8J
1
2
C3030.22U_0603_16V4ZC3030.22U_0603_16V4Z
1
2
C1901000P_0402_25V8JC1901000P_0402_25V8J
1
2
C222
0.22U_0603_16V4Z
C222
0.22U_0603_16V4Z
1
2
C3820.22U_0603_16V4ZC3820.22U_0603_16V4Z
1
2
C290180P_0402_50V8JC290180P_0402_50V8J
1
2
C1634.7U_0805_10V4ZC1634.7U_0805_10V4Z
1
2
JCPU1E
6090022100G_B
conn@
JCPU1E
6090022100G_B
conn@
VDD1_25 AC4VDD1_26 AD2
VDD0_1G4VDD0_2H2VDD0_3J9VDD0_4J11VDD0_5J13
VDD0_7K6VDD0_8K10VDD0_9K12VDD0_10K14VDD0_11L4VDD0_12L7VDD0_13L9VDD0_14L11VDD0_15L13
VDD0_17M2VDD0_18M6VDD0_19M8VDD0_20M10VDD0_21N7VDD0_22N9VDD0_23N11
VDD1_1 P8VDD1_2 P10VDD1_3 R4VDD1_4 R7VDD1_5 R9VDD1_6 R11VDD1_7 T2VDD1_8 T6VDD1_9 T8
VDD1_10 T10VDD1_11 T12VDD1_12 T14VDD1_13 U7VDD1_14 U9VDD1_15 U11VDD1_16 U13
VDD1_18 V6VDD1_19 V8VDD1_20 V10VDD1_21 V12VDD1_22 V14VDD1_23 W4VDD1_24 Y2
VDD0_6J15
VDDNB_1K16
VDD0_16L15
VDDNB_2M16VDDNB_3P16VDDNB_4T16
VDD1_17 U15
VDDNB_5V16
VDDIO1H25VDDIO2J17VDDIO3K18VDDIO4K21VDDIO5K23VDDIO6K25VDDIO7L17VDDIO8M18VDDIO9M21VDDIO10M23VDDIO11M25VDDIO12N17 VDDIO13 P18
VDDIO14 P21VDDIO15 P23VDDIO16 P25VDDIO17 R17VDDIO18 T18VDDIO19 T21VDDIO20 T23VDDIO21 T25VDDIO22 U17VDDIO23 V18VDDIO24 V21VDDIO25 V23VDDIO26 V25VDDIO27 Y25
C19522U_0805_6.3V6MC19522U_0805_6.3V6M
1
2
C274
180P_0402_50V8J
C274
180P_0402_50V8J
1
2
C27322U_0805_6.3V6MC27322U_0805_6.3V6M
1
2
C1100.22U_0603_16V4ZC1100.22U_0603_16V4Z
1
2
C3864.7U_0805_10V4ZC3864.7U_0805_10V4Z
1
2
C3070.01U_0402_25V4ZC3070.01U_0402_25V4Z
1
2
+ C106330U_X_2VM_R6M
+ C106330U_X_2VM_R6M
1
2
C22822U_0805_6.3V6MC22822U_0805_6.3V6M
1
2
C2440.22U_0603_16V4ZC2440.22U_0603_16V4Z
1
2
AA
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
DDRA_SDQ[0..63]
DDRA_SMA[0..15]
DDRA_SDM[0..7]
+V_DDR_MCH_REF
DDRA_SDQ54
DDRA_SDQ10
DDRA_SDQ47
DDRA_SDQ22
DDRA_SDQ9
DDRA_SDQ23
DDRA_SDQ42
DDRA_SDQ34
DDRA_SDQ49DDRA_SDQ48
DDRA_SDQ61DDRA_SDQ60
DDRA_SDQ43
DDRA_SDQ35
DDRA_SDQ27DDRA_SDQ26
DDRA_SDQ17DDRA_SDQ16
DDRA_SDQ7
DDRA_SDM6
DDRA_SDM1
DDRA_SDQ40
DDRA_SDQS4
DDRA_SDQS2
DDRA_SDQS1
DDRA_SDQS6
DDRA_SDQS4#
DDRA_SDQS1#
DDRA_SDQS6#
DDRA_SDQ21DDRA_SDQ20
DDRA_SDQ1
DDRA_SCAS#
DDRA_SRAS#DDRA_SWE#
DDRA_SMA3
DDRA_SMA7
DDRA_SMA2DDRA_SMA0
DDRA_SMA6
DDRA_SMA1
DDRA_SMA10
DDRA_SMA12
DDRA_SMA5
DDRA_SMA9DDRA_SMA8
DDRA_SMA4
DDRA_SMA11
DDRA_SCS0#
DDRA_SCS1#
DDRA_CKE1DDRA_CKE0
DDRA_SBS0#DDRA_SBS1#
DDRA_SMA13
DDRA_SDM3
DDRA_SDQS5
DDRA_SDQ55
DDRA_SDQS5#DDRA_SDM5
DDRA_SDQS7
DDRA_SDM0
DDRA_SDQS7#
DDRA_SDQ5
DDRA_SDQ59DDRA_SDQ58
DDRA_SDQ36
DDRA_SDQ44
DDRA_SDQ28
DDRA_SDQ18DDRA_SDQ19
DDRA_SDQ8
DDRA_SDQ62DDRA_SDQ63
DDRA_SDM7
DDRA_ODT1
DDRA_ODT0
DDRA_SDM2
DDRA_SDQ52DDRA_SDQ53
DDRA_SDQS0DDRA_SDQS0#
DDRA_SDQ2
DDRA_SDQS3
DDRA_SDQ3
DDRA_SDQS3#
DDRA_SDM4
ICH_SMBCLK0ICH_SMBDATA0
DDRA_SDQ4
DDRA_SDQ56DDRA_SDQ57
DDRA_SDQ45
DDRA_SDQ37
DDRA_SDQ6
DDRA_SDQ38
DDRA_SDQ46
DDRA_SDQ30DDRA_SDQ31
DDRA_SDQ39
DDRA_SDQ25 DDRA_SDQ29
DDRA_SDQ11
DDRA_SDQ24
DDRA_SBS2#
DDRA_SDQ51DDRA_SDQ50
DDRA_SDQ0
DDRA_SDQ15DDRA_SDQ14
DDRA_SMA14
DDRA_SDQ12
DDRA_SDQ32
DDRA_SDQ13
DDRA_SDQ41
DDRA_SDQS2#
DDRA_SDQ33
DDRA_SMA15
DDRA_SMA3
DDRA_SMA15DDRA_SMA11
DDRA_SMA6DDRA_SMA7
DDRA_SCAS#
DDRA_SMA0
DDRA_CKE0
DDRA_SBS1#
DDRA_SMA5
DDRA_SBS2#
DDRA_SBS0#
DDRA_SRAS#DDRA_SCS0#
DDRA_SMA8
DDRA_SCS1#
DDRA_SMA4
DDRA_SMA14
DDRA_SMA10
DDRA_ODT0
DDRA_SMA9
DDRA_ODT1
DDRA_SMA2
DDRA_CKE1
DDRA_SMA1
DDRA_SMA13
DDRA_SMA12
DDRA_SWE#
DDRA_SMA[0..15] 5
DDRA_SDQ[0..63] 5
DDRA_SDM[0..7] 5
DDRA_SCAS#5
DDRA_SWE#5
DDRA_SCS1#5
DDRA_CKE05
DDRA_SBS0#5
DDRA_CLK0# 5DDRA_CLK0 5
DDRA_CLK1# 5DDRA_CLK1 5
DDRA_SCS0# 5DDRA_SRAS# 5DDRA_SBS1# 5
DDRA_SDQS15
DDRA_SDQS25
DDRA_SDQS3 5
DDRA_SDQS45
DDRA_SDQS5# 5
DDRA_SDQS65
DDRA_SDQS05
DDRA_SDQS1#5
DDRA_SDQS2#5
DDRA_SDQS4#5
DDRA_SDQS6#5
DDRA_SDQS0#5
DDRA_SDQS3# 5
DDRA_SDQS5 5
DDRA_SDQS7# 5DDRA_SDQS7 5
DDRA_ODT15
DDRA_ODT0 5
DDRA_CKE1 5
ICH_SMBDATA09,23,28,36ICH_SMBCLK09,23,28,36
DDRA_SBS2#5
+1.8V
+1.8V +1.8V
+3VS
+V_DDR_MCH_REF
+3VS
+V_DDR_MCH_REF
+1.8V+0.9V
+1.8V
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401679 CSCHEMATIC A4921P
Custom
8 57Thursday, March 26, 2009
2008/10/06 2009/10/06Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401679 CSCHEMATIC A4921P
Custom
8 57Thursday, March 26, 2009
2008/10/06 2009/10/06Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401679 CSCHEMATIC A4921P
Custom
8 57Thursday, March 26, 2009
2008/10/06 2009/10/06Compal Electronics, Inc.DIMM1 REV H:5.2mm (BOT)
DVT(EMI)
C159 0.1U_0402_16V4ZC159 0.1U_0402_16V4Z1 2
C67
2.2U_0805_10V6K
C67
2.2U_0805_10V6K
1
2
R1481K_0402_1%R1481K_0402_1%
1
2
C142 0.1U_0402_16V4ZC142 0.1U_0402_16V4Z1 2
JDIMM1
FOX_AS0A426-M2RN-7FCONN@
JDIMM1
FOX_AS0A426-M2RN-7FCONN@
VREF1VSS3DQ05DQ17VSS9DQS0#11DQS013VSS15DQ217DQ319VSS21DQ823DQ925VSS27DQS1#29DQS131VSS33DQ1035DQ1137VSS39
VSS41DQ1643DQ1745VSS47DQS2#49DQS251VSS53DQ1855DQ1957VSS59DQ2461DQ2563VSS65DM367NC69VSS71DQ2673DQ2775VSS77CKE079VDD81NC83BA285VDD87A1289A991A893VDD95A597A399A1101VDD103A10/AP105BA0107WE#109VDD111CAS#113NC/S1#115VDD117NC/ODT1119VSS121DQ32123DQ33125VSS127DQS4#129DQS4131VSS133DQ34135DQ35137VSS139DQ40141DQ41143VSS145DM5147VSS149DQ42151DQ43153VSS155DQ48157DQ49159VSS161NC,TEST163VSS165DQS6#167DQS6169VSS171DQ50173DQ51175VSS177DQ56179DQ57181VSS183DM7185VSS187DQ58189DQ59191VSS193SDA195SCL197VDDSPD199
VSS 2DQ4 4DQ5 6VSS 8DM0 10VSS 12DQ6 14DQ7 16VSS 18
DQ12 20DQ13 22
VSS 24DM1 26VSS 28CK0 30
CK0# 32VSS 34
DQ14 36DQ15 38
VSS 40
VSS 42DQ20 44DQ21 46
VSS 48NC 50
DM2 52VSS 54
DQ22 56DQ23 58
VSS 60DQ28 62DQ29 64
VSS 66DQS3# 68
DQS3 70VSS 72
DQ30 74DQ31 76
VSS 78NC/CKE1 80
VDD 82NC/A15 84NC/A14 86
VDD 88A11 90
A7 92A6 94
VDD 96A4 98A2 100A0 102
VDD 104BA1 106
RAS# 108S0# 110
VDD 112ODT0 114
NC/A13 116VDD 118
NC 120VSS 122
DQ36 124DQ37 126
VSS 128DM4 130VSS 132
DQ38 134DQ39 136
VSS 138DQ44 140DQ45 142
VSS 144DQS5# 146
DQS5 148VSS 150
DQ46 152DQ47 154
VSS 156DQ52 158DQ53 160
VSS 162CK1 164
CK1# 166VSS 168DM6 170VSS 172
DQ54 174DQ55 176
VSS 178DQ60 180DQ61 182
VSS 184DQS7# 186
DQS7 188VSS 190
DQ62 192DQ63 194
VSS 196SAO 198SA1 200
GND203 GND 204
C179 0.1U_0402_16V4ZC179 0.1U_0402_16V4Z1 2
R36 10K_0402_5%R36 10K_0402_5%1 2
C169 0.1U_0402_16V4ZC169 0.1U_0402_16V4Z1 2
C167 0.1U_0402_16V4ZC167 0.1U_0402_16V4Z1 2
C175 0.1U_0402_16V4ZC175 0.1U_0402_16V4Z1 2
C135 0.1U_0402_16V4ZC135 0.1U_0402_16V4Z1 2
C174 0.1U_0402_16V4ZC174 0.1U_0402_16V4Z1 2
C
3
9
4
1
U
_
0
4
0
2
_
6
.
3
V
4
Z
C
3
9
4
1
U
_
0
4
0
2
_
6
.
3
V
4
Z1
2
RP10
47_0804_8P4R_5%
RP10
47_0804_8P4R_5%
1 82 73 64 5
RP4
47_0804_8P4R_5%
RP4
47_0804_8P4R_5%
18273645
C176 0.1U_0402_16V4ZC176 0.1U_0402_16V4Z1 2
C
3
9
2
1
0
0
0
P
_
0
4
0
2
_
2
5
V
8
J
C
3
9
2
1
0
0
0
P
_
0
4
0
2
_
2
5
V
8
J
1
2
RP13
47_0804_8P4R_5%
RP13
47_0804_8P4R_5%
18273645
R1471K_0402_1%R1471K_0402_1%
1
2
C63
0.1U_0402_16V4Z
C63
0.1U_0402_16V4Z
1
2
C145 0.1U_0402_16V4ZC145 0.1U_0402_16V4Z1 2
RP3
47_0804_8P4R_5%
RP3
47_0804_8P4R_5%
1 82 73 64 5
C161 0.1U_0402_16V4ZC161 0.1U_0402_16V4Z1 2
C225 0.1U_0402_16V4ZC225 0.1U_0402_16V4Z1 2
R39 10K_0402_5%R39 10K_0402_5%1 2
RP8
47_0804_8P4R_5%
RP8
47_0804_8P4R_5%
1 82 73 64 5
RP9
47_0804_8P4R_5%
RP9
47_0804_8P4R_5%
18273645
C182 0.1U_0402_16V4ZC182 0.1U_0402_16V4Z1 2
RP7
47_0804_8P4R_5%
RP7
47_0804_8P4R_5%
18273645
C223 0.1U_0402_16V4ZC223 0.1U_0402_16V4Z1 2
C157 0.1U_0402_16V4ZC157 0.1U_0402_16V4Z1 2
C185 0.1U_0402_16V4ZC185 0.1U_0402_16V4Z1 2
C198 0.1U_0402_16V4ZC198 0.1U_0402_16V4Z1 2
AA
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
DDRB_SDQ[0..63]
DDRB_SMA[0..15]
DDRB_SDM[0..7]
DDRB_SMA14
DDRB_SDQ20
DDRB_SDQ39DDRB_SDQ38
DDRB_SDQ29DDRB_SDQ24
DDRB_SDQ51DDRB_SDQ50
DDRB_SDQ31
DDRB_SDQ28
DDRB_SDQ61
ICH_SMBCLK0ICH_SMBDATA0
DDRB_SDQ27
DDRB_SDQ57
DDRB_SDQ26 DDRB_SDQ30
DDRB_SBS2#
DDRB_SDQS1
DDRB_SDQS2
DDRB_SDQ40
DDRB_SDQS4
DDRB_SDQS6
DDRB_SDQS4#
DDRB_SDQS1#
DDRB_SDQS2#
DDRB_SDQ41
DDRB_SDQS6#
DDRB_SDQ11DDRB_SDQ10
DDRB_SDQ1DDRB_SDQ0
DDRB_SMA3
DDRB_SWE#
DDRB_SCAS#
DDRB_SMA9
DDRB_SMA5
DDRB_SMA12
DDRB_SMA10
DDRB_SMA1
DDRB_CKE0
DDRB_SCS1#
DDRB_SMA8
DDRB_SDM3
DDRB_SBS0#
DDRB_SDQ25
DDRB_SDQ35DDRB_SDQ34
DDRB_SDM5
DDRB_SDQ18
DDRB_SDQ49DDRB_SDQ48
DDRB_SDQ9DDRB_SDQ8
DDRB_SDQ19
DDRB_SDM7
DDRB_SDQ43
DDRB_ODT1
DDRB_SDQ42
DDRB_SDQS0#DDRB_SDQS0
DDRB_SDQ2
DDRB_SDQ33DDRB_SDQ32
DDRB_SDQ56
DDRB_SDQ3
DDRB_SDQ37
DDRB_SDQ7DDRB_SDQ6
DDRB_SDM6
DDRB_SDM1
DDRB_SRAS#
DDRB_SMA7
DDRB_SMA2DDRB_SMA0
DDRB_SMA6
DDRB_SMA4
DDRB_SMA11
DDRB_SCS0#
DDRB_CKE1
DDRB_SBS1#
DDRB_SMA13
DDRB_SDQ54
DDRB_SDQS5
DDRB_SDQ55
DDRB_SDQ44
DDRB_SDQS5#
DDRB_SDQ45
DDRB_SDQ14DDRB_SDQ15
DDRB_SDQS7
DDRB_SDM0
DDRB_SDQS7#
DDRB_SDQ5
DDRB_SDQ62DDRB_SDQ63
DDRB_ODT0
DDRB_SDM2
DDRB_SDQ60
DDRB_SDQ52DDRB_SDQ53
DDRB_SDQ22DDRB_SDQ23
DDRB_SDQ12DDRB_SDQ13
DDRB_SDQS3DDRB_SDQS3#
DDRB_SDM4
DDRB_SDQ46DDRB_SDQ47
DDRB_SDQ36
DDRB_SDQ4
DDRB_SDQ16DDRB_SDQ21
DDRB_SDQ58DDRB_SDQ59
DDRB_SDQ17
DDRB_SMA15
DDRB_SCAS#
DDRB_SMA7
DDRB_SMA3DDRB_SMA1
DDRB_SWE#
DDRB_SBS2#DDRB_SMA15DDRB_CKE1
DDRB_SCS1#
DDRB_CKE0
DDRB_SMA2
DDRB_SMA10
DDRB_SBS1#
DDRB_SMA14
DDRB_ODT1
DDRB_SMA4
DDRB_SMA13
DDRB_SBS0#
DDRB_ODT0
DDRB_SMA11
DDRB_SRAS#DDRB_SMA0
DDRB_SMA6
DDRB_SCS0#
DDRB_SMA5DDRB_SMA12DDRB_SMA9
DDRB_SMA8
DDRB_SMA[0..15] 5
DDRB_SDQ[0..63] 5
DDRB_SDM[0..7] 5
DDRB_SCS0# 5
DDRB_SCS1#5DDRB_SCAS#5
DDRB_SWE#5
DDRB_CKE05
DDRB_SBS0#5
DDRB_SDQS15
DDRB_SDQS25
DDRB_SDQS05
DDRB_SDQS1#5
DDRB_SDQS2#5
DDRB_SDQS0#5
DDRB_SDQS45
DDRB_SDQS65
DDRB_SDQS4#5
DDRB_ODT15
DDRB_SDQS6#5
DDRB_SDQS5# 5DDRB_SDQS5 5
DDRB_ODT0 5
DDRB_SDQS7# 5DDRB_SDQS7 5
DDRB_SRAS# 5DDRB_SBS1# 5
DDRB_SDQS3 5DDRB_SDQS3# 5
DDRB_CKE1 5
ICH_SMBDATA08,23,28,36ICH_SMBCLK08,23,28,36
DDRB_SBS2#5
DDRB_CLK1# 5DDRB_CLK1 5
DDRB_CLK0# 5DDRB_CLK0 5
+1.8V
+1.8V
+3VS
+V_DDR_MCH_REF
+3VS
+0.9V +1.8V
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401679 CSCHEMATIC A4921P
Custom
9 57Thursday, March 26, 2009
2008/10/06 2009/10/06Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401679 CSCHEMATIC A4921P
Custom
9 57Thursday, March 26, 2009
2008/10/06 2009/10/06Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401679 CSCHEMATIC A4921P
Custom
9 57Thursday, March 26, 2009
2008/10/06 2009/10/06Compal Electronics, Inc.
DIMM2 REV H:9.2mm (BOT)
RP14
47_0804_8P4R_5%
RP14
47_0804_8P4R_5%
18273645
C146 0.1U_0402_16V4ZC146 0.1U_0402_16V4Z12
R37 10K_0402_5%R37 10K_0402_5%1 2
RP5
47_0804_8P4R_5%
RP5
47_0804_8P4R_5%
18273645
C122 0.1U_0402_16V4ZC122 0.1U_0402_16V4Z12
C201 0.1U_0402_16V4ZC201 0.1U_0402_16V4Z1 2
C200 0.1U_0402_16V4ZC200 0.1U_0402_16V4Z12
C197 0.1U_0402_16V4ZC197 0.1U_0402_16V4Z1 2
RP12
47_0804_8P4R_5%
RP12
47_0804_8P4R_5%
1 82 73 64 5
JDIMM2
FOX_AS0A426-MARG-7FCONN@
JDIMM2
FOX_AS0A426-MARG-7FCONN@
VREF1VSS3DQ05DQ17VSS9DQS0#11DQS013VSS15DQ217DQ319VSS21DQ823DQ925VSS27DQS1#29DQS131VSS33DQ1035DQ1137VSS39
VSS41DQ1643DQ1745VSS47DQS2#49DQS251VSS53DQ1855DQ1957VSS59DQ2461DQ2563VSS65DM367NC69VSS71DQ2673DQ2775VSS77CKE079VDD81NC83BA285VDD87A1289A991A893VDD95A597A399A1101VDD103A10/AP105BA0107WE#109VDD111CAS#113NC/S1#115VDD117NC/ODT1119VSS121DQ32123DQ33125VSS127DQS4#129DQS4131VSS133DQ34135DQ35137VSS139DQ40141DQ41143
VSS 2DQ4 4DQ5 6VSS 8DM0 10VSS 12DQ6 14DQ7 16VSS 18
DQ12 20DQ13 22
VSS 24DM1 26VSS 28CK0 30
CK0# 32VSS 34
DQ14 36DQ15 38
VSS 40
VSS 42DQ20 44DQ21 46
VSS 48NC 50
DM2 52VSS 54
DQ22 56DQ23 58
VSS 60DQ28 62DQ29 64
VSS 66DQS3# 68
DQS3 70VSS 72
DQ30 74DQ31 76
VSS 78NC/CKE1 80
VDD 82NC/A15 84NC/A14 86
VDD 88A11 90
A7 92A6 94
VDD 96A4 98A2 100A0 102
VDD 104BA1 106
RAS# 108S0# 110
VDD 112ODT0 114
NC/A13 116VDD 118
NC 120VSS 122
DQ36 124DQ37 126
VSS 128DM4 130VSS 132
DQ38 134DQ39 136
VSS 138DQ44 140DQ45 142
VSS 144VSS145DM5147VSS149DQ42151DQ43153VSS155DQ48157DQ49159VSS161NC,TEST163VSS165DQS6#167DQS6169VSS171DQ50173DQ51175VSS177DQ56179DQ57181VSS183DM7185VSS187DQ58189DQ59191VSS193SDA195SCL197VDDSPD199
DQS5# 146DQS5 148
VSS 150DQ46 152DQ47 154
VSS 156DQ52 158DQ53 160
VSS 162CK1 164
CK1# 166VSS 168DM6 170VSS 172
DQ54 174DQ55 176
VSS 178DQ60 180DQ61 182
VSS 184DQS7# 186
DQS7 188VSS 190
DQ62 192DQ63 194
VSS 196SAO 198SA1 200
GND201 GND 202
C180 0.1U_0402_16V4ZC180 0.1U_0402_16V4Z12
RP2
47_0804_8P4R_5%
RP2
47_0804_8P4R_5%
1 82 73 64 5
C171 0.1U_0402_16V4ZC171 0.1U_0402_16V4Z12
C118 0.1U_0402_16V4ZC118 0.1U_0402_16V4Z1 2
RP11
47_0804_8P4R_5%
RP11
47_0804_8P4R_5%
18273645
RP6
47_0804_8P4R_5%
RP6
47_0804_8P4R_5%
1 82 73 64 5
C224 0.1U_0402_16V4ZC224 0.1U_0402_16V4Z1 2
C117 0.1U_0402_16V4ZC117 0.1U_0402_16V4Z1 2
C170 0.1U_0402_16V4ZC170 0.1U_0402_16V4Z1 2
C183 0.1U_0402_16V4ZC183 0.1U_0402_16V4Z12
RP1
47_0804_8P4R_5%
RP1
47_0804_8P4R_5%
18273645
C390
2
.
2
U
_
0
6
0
3
_
6
.
3
V
4
Z
C390
2
.
2
U
_
0
6
0
3
_
6
.
3
V
4
Z1
2
C231 0.1U_0402_16V4ZC231 0.1U_0402_16V4Z1 2
R35 10K_0402_5%R35 10K_0402_5%1 2
C147 0.1U_0402_16V4ZC147 0.1U_0402_16V4Z12
AA
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
PCIE_ITX_PRX_P2
PCIE_ITX_PRX_P3
SB_TX2P_CSB_TX2N_CSB_TX3P_CSB_TX3N_C
SB_TX0P_CSB_TX0N_CSB_TX1P_C
H_CADIN[0..15]
H_CADIP[0..15]H_CADOP[0..15]
H_CADON[0..15]
SB_TX1N_C
H_CADIN0H_CADIP1H_CADIN1
H_CADIN2H_CADIP2
H_CADIN3H_CADIP3
H_CTLIN0H_CTLIP0
H_CTLON0
H_CADIN4H_CADIP4
H_CADIN5H_CADIP5
H_CADIN6H_CADIP6
H_CADIN7H_CADIP7
H_CADIN8H_CADIP8
H_CADIN9H_CADIP9
H_CADIN10H_CADIP10
H_CTLOP0
H_CADIP11H_CADIN11H_CADIP12H_CADIN12
H_CADIN13H_CADIP13
H_CADIN14H_CADIP14
H_CADIN15H_CADIP15
H_CADOP0H_CADON0H_CADOP1H_CADON1
H_CTLIP1H_CTLIN1
H_CADON2
H_CTLOP1
H_CADOP2
H_CTLON1
H_CADOP3H_CADON3
H_CADON4H_CADOP4
H_CADOP5H_CADON5H_CADOP6H_CADON6H_CADOP7H_CADON7
H_CADOP15H_CADON15
H_CADOP14H_CADON14
H_CADOP13H_CADON13
H_CADOP12H_CADON12
H_CADOP11H_CADON11
H_CADON10H_CADOP10H_CADON9H_CADOP9
H_CADOP8H_CADON8
H_CADIP0
PCIE_ITX_PRX_P4PCIE_ITX_PRX_N3
PCIE_ITX_PRX_N4
PCIE_ITX_PRX_N2
PCIE_MTX_GRX_N8 PCIE_MTX_C_GRX_N8PCIE_MTX_C_GRX_P8
PCIE_MTX_C_GRX_P9
PCIE_MTX_GRX_P8
PCIE_MTX_GRX_P10 PCIE_MTX_C_GRX_P10PCIE_MTX_C_GRX_N10
PCIE_MTX_GRX_N9PCIE_MTX_GRX_P9
PCIE_MTX_C_GRX_N9
PCIE_MTX_GRX_P11PCIE_MTX_GRX_N11
PCIE_MTX_C_GRX_P11PCIE_MTX_C_GRX_N11
PCIE_MTX_GRX_N10
PCIE_MTX_C_GRX_P13PCIE_MTX_GRX_N12PCIE_MTX_GRX_P12
PCIE_MTX_C_GRX_N12PCIE_MTX_C_GRX_P12
PCIE_MTX_GRX_N14PCIE_MTX_C_GRX_P14PCIE_MTX_C_GRX_N14
PCIE_MTX_GRX_P13PCIE_MTX_GRX_N13 PCIE_MTX_C_GRX_N13
PCIE_MTX_GRX_P15PCIE_MTX_GRX_N15 PCIE_MTX_C_GRX_N15
PCIE_MTX_C_GRX_P15
PCIE_MTX_GRX_P14
PCIE_MTX_GRX_P0 PCIE_MTX_C_GRX_P0PCIE_MTX_C_GRX_N0PCIE_MTX_GRX_N0PCIE_MTX_C_GRX_P1
PCIE_MTX_C_GRX_P2PCIE_MTX_C_GRX_N2
PCIE_MTX_GRX_P1PCIE_MTX_GRX_N1 PCIE_MTX_C_GRX_N1
PCIE_MTX_GRX_N2
PCIE_MTX_C_GRX_N3PCIE_MTX_C_GRX_P3
PCIE_MTX_GRX_P2
PCIE_MTX_GRX_P3PCIE_MTX_GRX_N3PCIE_MTX_GRX_P4
PCIE_MTX_C_GRX_N4PCIE_MTX_C_GRX_P4
PCIE_MTX_C_GRX_P5PCIE_MTX_GRX_N4
PCIE_MTX_C_GRX_N6PCIE_MTX_C_GRX_P6
PCIE_MTX_GRX_P5PCIE_MTX_GRX_N5 PCIE_MTX_C_GRX_N5
PCIE_MTX_GRX_N7 PCIE_MTX_C_GRX_N7PCIE_MTX_C_GRX_P7
PCIE_MTX_GRX_P6PCIE_MTX_GRX_N6PCIE_MTX_GRX_P7
PCIE_MTX_C_GRX_N[0..15]
PCIE_MTX_C_GRX_P[0..15]
PCIE_GTX_C_MRX_N0PCIE_GTX_C_MRX_P0
PCIE_GTX_C_MRX_N1PCIE_GTX_C_MRX_P1
PCIE_GTX_C_MRX_N15
PCIE_GTX_C_MRX_N2PCIE_GTX_C_MRX_P2
PCIE_GTX_C_MRX_N3PCIE_GTX_C_MRX_P3
PCIE_GTX_C_MRX_P4PCIE_GTX_C_MRX_N4
PCIE_GTX_C_MRX_N5PCIE_GTX_C_MRX_P5
PCIE_GTX_C_MRX_P6PCIE_GTX_C_MRX_N6
PCIE_GTX_C_MRX_P7PCIE_GTX_C_MRX_N7PCIE_GTX_C_MRX_P8PCIE_GTX_C_MRX_N8PCIE_GTX_C_MRX_P9PCIE_GTX_C_MRX_N9PCIE_GTX_C_MRX_P10PCIE_GTX_C_MRX_N10
PCIE_GTX_C_MRX_N11PCIE_GTX_C_MRX_P11
PCIE_GTX_C_MRX_N12PCIE_GTX_C_MRX_P12
PCIE_GTX_C_MRX_N13PCIE_GTX_C_MRX_P13
PCIE_GTX_C_MRX_N14PCIE_GTX_C_MRX_P14
PCIE_GTX_C_MRX_P15
PCIE_GTX_C_MRX_N[0..15]
PCIE_GTX_C_MRX_P[0..15]
PCIE_MTX_GRX_P[0..3]
PCIE_MTX_GRX_N[0..3]
PCIE_ITX_C_PRX_P2 36PCIE_ITX_C_PRX_N2 36PCIE_ITX_C_PRX_P3 34PCIE_ITX_C_PRX_N3 34
PCIE_PTX_C_IRX_P334PCIE_PTX_C_IRX_N334
PCIE_PTX_C_IRX_P236PCIE_PTX_C_IRX_N236
H_CADIP[0..15] 4
H_CADON[0..15]4 H_CADIN[0..15] 4
H_CADOP[0..15]4
SB_RX1P27SB_RX1N27
SB_RX0P27SB_RX0N27
SB_TX0P 27
SB_TX1N 27
SB_TX0N 27SB_TX1P 27
SB_RX3P27SB_RX3N27
SB_RX2P27SB_RX2N27
SB_TX2P 27SB_TX2N 27
SB_TX3N 27SB_TX3P 27
H_CLKIN0 4H_CLKIP0 4
H_CTLIN0 4H_CTLIP0 4
H_CLKON04H_CLKOP04
H_CLKOP14H_CLKON14
H_CTLOP04H_CTLON04
H_CLKIN1 4H_CLKIP1 4
H_CTLIN1 4H_CTLIP1 4H_CTLOP14
H_CTLON14
PCIE_PTX_C_IRX_P433PCIE_PTX_C_IRX_N433
PCIE_ITX_C_PRX_P4 33PCIE_ITX_C_PRX_N4 33
PCIE_MTX_C_GRX_N[0..15] 14
PCIE_MTX_C_GRX_P[0..15] 14PCIE_GTX_C_MRX_P[0..15]14
PCIE_GTX_C_MRX_N[0..15]14 PCIE_MTX_GRX_P[0..3] 25
PCIE_MTX_GRX_N[0..3] 25
+1.1VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401679 CSCHEMATIC A4921P
Custom
10 57Thursday, March 26, 2009
2008/10/06 2009/10/06Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401679 CSCHEMATIC A4921P
Custom
10 57Thursday, March 26, 2009
2008/10/06 2009/10/06Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401679 CSCHEMATIC A4921P
Custom
10 57Thursday, March 26, 2009
2008/10/06 2009/10/06Compal Electronics, Inc.
GLANWLAN
New Card
DP0GFX_TX0,TX1,TX2 and TX3
RS780M Display Port Support (muxed on GFX)
DP1GFX_TX4,TX5,TX6 and TX7
AUX0 and HPD0
AUX1 and HPD1
0718 Place within 1"layout 1:2
0718 Place within 1"layout 1:2
Card Reader
SA00002DR30 S IC 216-0674026 A13 RS780MN FCBGA 0FA
DVT
MP
C630 0.1U_0402_16V7KVGA@C630 0.1U_0402_16V7KVGA@1 2
R32 1.27K_0402_1%R32 1.27K_0402_1%1 2
C655 0.1U_0402_16V7KVGA@C655 0.1U_0402_16V7KVGA@1 2C656 0.1U_0402_16V7KVGA@C656 0.1U_0402_16V7KVGA@1 2
C647 0.1U_0402_16V7KVGA@C647 0.1U_0402_16V7KVGA@1 2
C617 0.1U_0402_16V7KC617 0.1U_0402_16V7K1 2
C635 0.1U_0402_16V7KVGA@C635 0.1U_0402_16V7KVGA@1 2
R267 2K_0402_1%R267 2K_0402_1%1 2
C657 0.1U_0402_16V7KVGA@C657 0.1U_0402_16V7KVGA@1 2
C627 0.1U_0402_16V7KVGA@C627 0.1U_0402_16V7KVGA@1 2C625 0.1U_0402_16V7KVGA@C625 0.1U_0402_16V7KVGA@1 2
PART 2 OF 6
P
C
I
E
I
/
F
G
F
X
PCIE I/F GPP
PCIE I/F SB
U3B
RS780M_FCBGA528
PART 2 OF 6
P
C
I
E
I
/
F
G
F
X
PCIE I/F GPP
PCIE I/F SB
U3B
RS780M_FCBGA528
SB_TX3P AD5SB_TX3N AE5
GPP_TX2P AA2GPP_TX2N AA1GPP_TX3P Y1GPP_TX3N Y2
SB_RX3PW5SB_RX3NY5
GPP_RX2PAD1GPP_RX2NAD2GPP_RX3PV5GPP_RX3NW6
SB_TX0P AD7SB_TX0N AE7SB_TX1P AE6SB_TX1N AD6
SB_RX0PAA8SB_RX0NY8SB_RX1PAA7SB_RX1NY7
PCE_CALRP(PCE_BCALRP) AC8PCE_CALRN(PCE_BCALRN) AB8
SB_TX2N AC6SB_RX2PAA5SB_RX2NAA6
SB_TX2P AB6
GPP_RX0PAE3GPP_RX0NAD4GPP_RX1PAE2GPP_RX1NAD3
GPP_TX0P AC1GPP_TX0N AC2GPP_TX1P AB4GPP_TX1N AB3
GFX_RX0PD4GFX_RX0NC4GFX_RX1PA3GFX_RX1NB3GFX_RX2PC2GFX_RX2NC1GFX_RX3PE5GFX_RX3NF5GFX_RX4PG5GFX_RX4NG6GFX_RX5PH5GFX_RX5NH6GFX_RX6PJ6GFX_RX6NJ5GFX_RX7PJ7GFX_RX7NJ8GFX_RX8PL5GFX_RX8NL6GFX_RX9PM8GFX_RX9NL8GFX_RX10PP7GFX_RX10NM7GFX_RX11PP5GFX_RX11NM5GFX_RX12PR8GFX_RX12NP8GFX_RX13PR6GFX_RX13NR5GFX_RX14PP4GFX_RX14NP3GFX_RX15PT4GFX_RX15NT3
GFX_TX0P A5GFX_TX0N B5GFX_TX1P A4GFX_TX1N B4GFX_TX2P C3GFX_TX2N B2GFX_TX3P D1GFX_TX3N D2GFX_TX4P E2GFX_TX4N E1GFX_TX5P F4GFX_TX5N F3GFX_TX6P F1GFX_TX6N F2GFX_TX7P H4GFX_TX7N H3GFX_TX8P H1GFX_TX8N H2GFX_TX9P J2GFX_TX9N J1
GFX_TX10P K4GFX_TX10N K3GFX_TX11P K1GFX_TX11N K2GFX_TX12P M4GFX_TX12N M3GFX_TX13P M1GFX_TX13N M2GFX_TX14P N2GFX_TX14N N1GFX_TX15P P1GFX_TX15N P2
GPP_TX4P Y4GPP_TX4N Y3GPP_TX5P V1GPP_TX5N V2
GPP_RX4PU5GPP_RX4NU6GPP_RX5PU8GPP_RX5NU7
R56
301_0402_1%~D
R56
301_0402_1%~D
1 2
C42 0.1U_0402_16V7K
@
C42 0.1U_0402_16V7K
@
1 2
C654 0.1U_0402_16V7KVGA@C654 0.1U_0402_16V7KVGA@1 2
C624 0.1U_0402_16V7KVGA@C624 0.1U_0402_16V7KVGA@1 2
C637 0.1U_0402_16V7KVGA@C637 0.1U_0402_16V7KVGA@1 2
C616 0.1U_0402_16V7KC616 0.1U_0402_16V7K1 2
C620 0.1U_0402_16V7KVGA@C620 0.1U_0402_16V7KVGA@1 2
C613 0.1U_0402_16V7KC613 0.1U_0402_16V7K1 2
C651 0.1U_0402_16V7KVGA@C651 0.1U_0402_16V7KVGA@1 2
C641 0.1U_0402_16V7KVGA@C641 0.1U_0402_16V7KVGA@1 2
C632 0.1U_0402_16V7KVGA@C632 0.1U_0402_16V7KVGA@1 2
C619 0.1U_0402_16V7KVGA@C619 0.1U_0402_16V7KVGA@1 2
C636 0.1U_0402_16V7KVGA@C636 0.1U_0402_16V7KVGA@1 2
C32 0.1U_0402_16V7KC32 0.1U_0402_16V7K1 2
C621 0.1U_0402_16V7KVGA@C621 0.1U_0402_16V7KVGA@1 2
C615 0.1U_0402_16V7KC615 0.1U_0402_16V7K1 2
C658 0.1U_0402_16V7KVGA@C658 0.1U_0402_16V7KVGA@1 2
C638 0.1U_0402_16V7KVGA@C638 0.1U_0402_16V7KVGA@1 2
C610 0.1U_0402_16V7KC610 0.1U_0402_16V7K1 2
C649 0.1U_0402_16V7KVGA@C649 0.1U_0402_16V7KVGA@1 2
C37 0.1U_0402_16V7KC37 0.1U_0402_16V7K1 2
C642 0.1U_0402_16V7KVGA@C642 0.1U_0402_16V7KVGA@1 2
C46 0.1U_0402_16V7K
@
C46 0.1U_0402_16V7K
@
1 2
C653 0.1U_0402_16V7KVGA@C653 0.1U_0402_16V7KVGA@1 2
C648 0.1U_0402_16V7KVGA@C648 0.1U_0402_16V7KVGA@1 2
C38 0.1U_0402_16V7KC38 0.1U_0402_16V7K1 2
C652 0.1U_0402_16V7KVGA@C652 0.1U_0402_16V7KVGA@1 2
C33 0.1U_0402_16V7KC33 0.1U_0402_16V7K1 2
C618 0.1U_0402_16V7KC618 0.1U_0402_16V7K1 2
C650 0.1U_0402_16V7KVGA@C650 0.1U_0402_16V7KVGA@1 2
C609 0.1U_0402_16V7KC609 0.1U_0402_16V7K1 2
C634 0.1U_0402_16V7KVGA@C634 0.1U_0402_16V7KVGA@1 2
R51
301_0402_1%~D
R51
301_0402_1%~D
1 2
C614 0.1U_0402_16V7KC614 0.1U_0402_16V7K1 2
C646 0.1U_0402_16V7KVGA@C646 0.1U_0402_16V7KVGA@1 2
PART 1 OF 6
H
Y
P
E
R
T
R
A
N
S
P
O
R
T
C
P
U
I
/
F
U3A
RS780M_FCBGA528
PART 1 OF 6
H
Y
P
E
R
T
R
A
N
S
P
O
R
T
C
P
U
I
/
F
U3A
RS780M_FCBGA528
HT_RXCAD15PU19HT_RXCAD15NU18
HT_RXCAD14PU20HT_RXCAD14NU21
HT_RXCAD13PV21HT_RXCAD13NV20
HT_RXCAD12PW21HT_RXCAD12NW20
HT_RXCAD11PY22HT_RXCAD11NY23
HT_RXCAD10PAA24HT_RXCAD10NAA25
HT_RXCAD9PAB25HT_RXCAD9NAB24
HT_RXCAD8PAC24HT_RXCAD8NAC25
HT_RXCAD7PN24HT_RXCAD7NN25
HT_RXCAD6PP25HT_RXCAD6NP24
HT_RXCAD5PP22HT_RXCAD5NP23
HT_RXCAD4PT25HT_RXCAD4NT24
HT_RXCAD3PU24HT_RXCAD3NU25
HT_RXCAD2PV25HT_RXCAD2NV24
HT_RXCAD1PV22HT_RXCAD1NV23
HT_RXCAD0PY25HT_RXCAD0NY24
HT_RXCLK1PAB23HT_RXCLK1NAA22
HT_RXCLK0PT22HT_RXCLK0NT23
HT_RXCTL0PM22HT_RXCTL0NM23HT_RXCTL1PR21HT_RXCTL1NR20
HT_RXCALPC23HT_RXCALNA24
HT_TXCAD15P P18HT_TXCAD15N M18
HT_TXCAD14P M21HT_TXCAD14N P21
HT_TXCAD13P M19HT_TXCAD13N L18
HT_TXCAD12P L19HT_TXCAD12N J19
HT_TXCAD11P J18HT_TXCAD11N K17
HT_TXCAD10P J20HT_TXCAD10N J21
HT_TXCAD9P G20HT_TXCAD9N H21
HT_TXCAD8P F21HT_TXCAD8N G21
HT_TXCAD7P K23HT_TXCAD7N K22
HT_TXCAD6P K24HT_TXCAD6N K25
HT_TXCAD5P J25HT_TXCAD5N J24
HT_TXCAD4P H23HT_TXCAD4N H22
HT_TXCAD3P F23HT_TXCAD3N F22
HT_TXCAD2P F24HT_TXCAD2N F25
HT_TXCAD1P E24HT_TXCAD1N E25
HT_TXCAD0P D24HT_TXCAD0N D25
HT_TXCLK1P L21HT_TXCLK1N L20
HT_TXCLK0P H24HT_TXCLK0N H25
HT_TXCTL0P M24HT_TXCTL0N M25HT_TXCTL1P P19HT_TXCTL1N R18
HT_TXCALP B24HT_TXCALN B25
C659 0.1U_0402_16V7KVGA@C659 0.1U_0402_16V7KVGA@1 2
C629 0.1U_0402_16V7KVGA@C629 0.1U_0402_16V7KVGA@1 2
C631 0.1U_0402_16V7KVGA@C631 0.1U_0402_16V7KVGA@1 2
C623 0.1U_0402_16V7KVGA@C623 0.1U_0402_16V7KVGA@1 2
AA
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
NB_RESET#
GMCH_CRT_VSYNCGMCH_CRT_HSYNC
NB_ALLOW_LDTSTOPNB_LDTSTOP#
NB_LDTSTOP#
NB_ALLOW_LDTSTOP
+VDDLTP18
+VDDLT18
+VDDLT18
+AVDD2
GMCH_CRT_R
GMCH_CRT_B
GMCH_CRT_G
GMCH_CRT_DATAGMCH_CRT_CLK
+NB_HTPVDD+NB_PLLVDD
GMCH_CRT_R
GMCH_CRT_G
GMCH_CRT_B
GMCH_LCD_CLK
GMCH_LCD_CLKGMCH_LCD_DATA
GMCH_LCD_DATA
POWER_SEL
+VDDLTP18
GMCH_HDMI_CLK_R1GMCH_HDMI_DATA_R1
CLK_NB_14.318MCLK_NB_14.318M
GMCH_HDMI_DATA_R1GMCH_HDMI_CLK_R1
GMCH_HDMI_CLK_R2GMCH_HDMI_DATA_R2
GMCH_HDMI_CLK_R2
GMCH_HDMI_DATA_R2
GMCH_HDMI_CLKGMCH_HDMI_DATA
UMA_ENBKL
NB_PWRGD
UMA_ENVDD
+AVDDQ
+AVDD1
NB_PWRGD_RNB_PWRGD28
GMCH_CRT_HSYNC13,26GMCH_CRT_VSYNC13,26
CLK_NB_14.318M23
CLK_NBGFX23CLK_NBGFX#23
CLK_SBLINK_BCLK23CLK_SBLINK_BCLK#23
CLK_NBHT23CLK_NBHT#23
PLT_RST#13,14,24,27,33,34,36,38
AUX_CAL13
SUS_STAT# 28SUS_STAT_R# 13
CPU_LDT_REQ#6
ALLOW_LDTSTOP27
LDT_STOP#6,27
GMCH_TXOUT0+ 24GMCH_TXOUT0- 24GMCH_TXOUT1+ 24GMCH_TXOUT1- 24GMCH_TXOUT2+ 24GMCH_TXOUT2- 24
GMCH_TXCLK+ 24GMCH_TXCLK- 24
UMA_ENVDDUMA_ENBKL 38
HDMI_DET 15,25
GMCH_CRT_R26
GMCH_CRT_G26
GMCH_CRT_B26
GMCH_CRT_DATA26GMCH_CRT_CLK26
GMCH_LCD_CLK24GMCH_LCD_DATA24
POWER_SEL50
GMCH_HDMI_CLK25GMCH_HDMI_DATA25
PX_GPIO2_NB38
PX_GPIO224,26,38
UMA_DPST 24
ENBKL 38
UMA_ENVDD_R 24
SB_PWRGD6,28,41
NB_PWRGD28
+1.8VS
+1.8VS
+VDDA18HTPLL
+VDDA18PCIEPLL
+1.1VS
+1.8VS
+1.8VS
+1.8VS
+1.8VS
+3VS
+1.8VS
+1.8VS
+NB_PLLVDD+NB_HTPVDD
+VDDA18PCIEPLL
+VDDA18HTPLL
+NB_HTPVDD+1.8VS
+1.1VS
+3VS
+3VS
+NB_PLLVDD
+3VS
+3VS
+1.8VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401679 CSCHEMATIC A4921P
Custom
11 57Thursday, March 26, 2009
2008/10/06 2009/10/06Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401679 CSCHEMATIC A4921P
Custom
11 57Thursday, March 26, 2009
2008/10/06 2009/10/06Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401679 CSCHEMATIC A4921P
Custom
11 57Thursday, March 26, 2009
2008/10/06 2009/10/06Compal Electronics, Inc.
Strap pin
Strap pin
For RS780M A13 RED: Connected to GND through two separate 140ohm 1% resistor
VDDLTP18=15mA
VDDLT18=0.3A
AVDD=0.11A
AVDDDI=20mA
AVDDQ=4mA
PLLVDD=65mA
PLLVDD18=20mA
VDDA18HTPLL=20mA
VDDA18PCIEPLL=0.12A
POWER_SEL
HIGH 1.0V
1.1VLOW
Change as 1K_5% ohmfor Tigris
Un-stuff for Tigris
DVT
DVTDVT
DVT
DVT2
PVT
PVT
PVT
PVT
PVT
PVT
R477100_0402_5%@
R477100_0402_5%@
1
2
R60300_0402_5%
PUMA@
R60300_0402_5%
PUMA@
1
2
C6442.2U_0603_6.3V4ZC6442.2U_0603_6.3V4Z
1
2
R489 0_0402_5%UMA@R489 0_0402_5%UMA@1 2
R50 150_0402_1%UMA@
R50 150_0402_1%UMA@ 1 2
C721U_0402_6.3V4ZC721U_0402_6.3V4Z
1
2
R283 300_0402_5%R283 300_0402_5%12
R486 0_0402_5%
@
R486 0_0402_5%
@1 2
L14
MBK2012221YZF 0805
L14
MBK2012221YZF 08051 2
U48NC7SZ08P5X_NL_SC70-5@
U48NC7SZ08P5X_NL_SC70-5@
B2
A1Y 4
P
5
G
3
L15
FBM-L11-201209-300LMA30T_0805
L15
FBM-L11-201209-300LMA30T_08051 2
C932.2U_0603_6.3V4Z
C932.2U_0603_6.3V4Z
1
2
L13
MBK2012221YZF 0805
L13
MBK2012221YZF 08051 2
C872.2U_0603_6.3V4Z
C872.2U_0603_6.3V4Z
1
2
R295 4.7K_0402_5%UMA@
R295 4.7K_0402_5%UMA@
1 2
C612.2U_0603_6.3V4Z
C612.2U_0603_6.3V4Z
1
2
L56
MBC1608121YZF_0603
L56
MBC1608121YZF_06031 2
R4691.27K_0402_1%
@
R4691.27K_0402_1%
@
1
2
C8751U_0402_6.3V4ZC8751U_0402_6.3V4Z
1
2C841U_0402_6.3V4ZC841U_0402_6.3V4Z
1
2
C854100P_0402_25V8K@
C854100P_0402_25V8K@
1
2
C900.1U_0402_16V4Z
C900.1U_0402_16V4Z
1
2
R280
0_0402_5%
R280
0_0402_5%1 2
R511 0_0402_5%@R511 0_0402_5%@1 2
R45 140_0402_1%UMA@
R45 140_0402_1%UMA@ 1 2
C954.7U_0805_10V4ZC95
4.7U_0805_10V4Z
1
2
C740.1U_0402_16V4Z
C740.1U_0402_16V4Z
1
2
R2934.7K_0402_5%
R2934.7K_0402_5%
1 2
R59 0_0402_5%R59 0_0402_5%1 2
L12
MBC1608121YZF_0603
L12
MBC1608121YZF_06031 2
R
2
9
1
.
2
7
K
_
0
4
0
2
_
1
%
UMA@
R
2
9
1
.
2
7
K
_
0
4
0
2
_
1
%
UMA@
1
2
L9
MBK2012221YZF 0805
L9
MBK2012221YZF 08051 2
R297 0_0402_5%R297 0_0402_5%1 2
R4831.5K_0402_5%
@
R4831.5K_0402_5%
@
1
2
C662.2U_0603_6.3V4Z
C662.2U_0603_6.3V4Z
1
2
L59
MBK2012221YZF 0805
L59
MBK2012221YZF 08051 2
R744 0_0402_5%UMA@
R744 0_0402_5%UMA@
1 2
PART 3 OF 6