ade lab second cycle final.doc

7/27/2019 ade lab second cycle final.doc

1/16

Experiment 1

SPEED CONTROL OF DC MOTOR

AIM

To design and simulate the speed control of a DC motor

THEORY

Transfer characteristic block diagram of a separately excited motor is shown in figure

Consider an equivalent circuit of a DC motor

By using KV

Va!ia"#a$a%dia&dt'$(

)nd T!Kt" ia

K("*!(

+here

Va! terminal voltage

ia!)rmature current

a! )rmature inductance

(! Back (,-

T! Torque

*! angular velocity

.


2/16

%parameters

Wr=1000

J=30

Ra=.01

La=300*(10^-6)Ta=La/Ra

G=230/300

fc=2000

fr=2*fc

Ts=1/fc

Td=Ts/2

2=(10/!00)

T2=1/(2*p"*(fr/10))

Tc=Ta

s"#=Td$T2

c=(Ra*Tc)/(2*s"#*G*2)

&=1.'3

1=1T1=2*(10^-3)

de=(2*s"#)$T1

T='*de

a=2

=(2*J)/(1*(&)*a*de)

SIMULINK MODEL


3/16

PROCEDURE

/pen simulink library and a new model

Drag and drop the simulink blocks required

Connect the blocks as shown in figure

/pen the properties of each block and change the parameters.

+rite down the values in an , file

#un the , file and then the simulink

Verify the output waveforms

RESULT


4/16

Experiment 2

THREE PHASE RECTIFIER AND SINE PWM INVERTER

AIM

To simulate a three phase rectifier and a sine 0+, three phase inverter %123 3 and 1433mode'

with #5# load using matlab simulink.

THEORY

) three phase rectifier is shown in figure.

The standard three6phase V78 topology is shown in figure. )s in single6phase V78s9 the

switches of any leg of the inverter %71 and 7:9 7; and 7


5/16

SIMULINK MODEL OF THREE PHASE RECTIFIER

SIMULINK MODEL OF THREE PHASE SINE PWM INVERTER


6/16

PWM ENERATION

PROCEDURE



Connect the block as shown in figure

/pen the properties of each block and change the parameters and run the simulation

Verify the output waveforms

RESULT


7/16

Experiment !

SINLE PHASE RECTIFIER AND INVERTER

AIM

To simulate single phase rectifier and inverter using matlab simulink

THEORY

-igure shows the power topology of a single phase full6bridge V78. This inverter is similar to

the half6bridge inverter> however9 a second leg provides the neutral point to the load. )s expected9

both switches 71. and 71? %or 72. and 72?' cannot be on simultaneously because a short circuit

across the dc link voltage source vi would be produced. 7everal modulating techniques have been

developed that are applicable to full6bridge V78s. )mong them the sine 0+, is most preferred.

-igure shows a fully controlled bridge rectifier9 which uses four thyristors to control the

average load voltage. Thyristors T1 and T2 must be fired simultaneously during the positive half

wave of the source voltage Vs so as to allow conduction of current. )lternatively9 thyristors T; and

T: must be fired simultaneously during the negative half wave of the source voltage. To ensure

simultaneous firing9 thyristors T1 and T2 use the same firing signal.


8/16

Sim"#in$ m%&e# %' in(erter


9/16

Sim"#in$ m%&e# %' re)ti'ier

PROCEDURE



Connect the blocks as shown in figure

/pen the properties of each block and change the parameters and run the simulation

Verify the waveforms

RESULT


10/16

Experiment N%* +

MODELLIN OF ,UCK CONVERTER

AIM

To design and model a buck converter using ,)T)B

THEORY

Buck converter is a DC6DC converter used to step down the Dc voltage. The input output voltage

relation of buck converter is Vo ! DVin9 +here D is the duty ratio. The circuit diagram of a buck

converter is shown in figure.

During switch on9

V!Vin6Vo

By using Kirchoff@s law

Vin ! di&dt $ Vo

Taking laplace transform9

Vin%7' ! 78%7' $ Vo%7'

8%7' ! AVin%7' Vo%7' & 7

During switch off9

V ! 6Vo

8 ! 8o $ 8c


11/16

ie9 8 Vo& # ! 8c


8c%7' ! 8o%7' Vo%7'

)lso Vo ! Vc! 1&C


Vo%7' ! %7'

Sim"#in$ m%&e# %' -")$ )%n(erter

. p/r/meter0

!1e6;>

C!1e6

#!13>

PROCEDURE

RESULT


12/16

Experiment N%*

CLOSED LOOP CONTROL OF SECOND ORDER SYSTEM USIN PID CONTROLLER

AIM

1. To convert transfer function model to state space model and vice6versa using ,)T)B

2. To convert transfer function model to ero6pole model and vice6versa using ,)T)B

;. To covert continuous systems to discrete systems. )lso draw root locus and Eyquist plot using

,)T)B

:. To make a closed loop control of second order system using 08D controller and tune the 08D

parameters for a settling time of = seconds.

THEORY PID )%ntr%##er3

The proportional9 integral9 and derivative terms are summed to calculate the output of the 08D

controller. Defining u%t'as the controller output9 the final form of the 08D algorithm is

+here

F 0roportional gain9 a tuning parameter

F 8ntegral gain9 a tuning parameter

F Derivative gain9 a tuning parameter

F (rror

F Time or instantaneous time %the present'

F Variable of integration> takes on values from time 3 to the present .


13/16

Pr%4r/m Tr/n0'er '"n)ti%n t% 0t/te 0p/)e3

clc>

num ! A1>

den ! A1 1 1>

t ! tf%num9dem'

A) B C D ! tf2ss%num9den'

Pr%4r/m St/te 0p/)e t% tr/n0'er '"n)ti%n3

clc>

) ! A61 61> 1 3>

B ! A1>3>

C ! A3 1>

D ! 3>

7 ! ss%)9B9C9D'

Anum9dem ! ss2tf%)9B9C9D'

T ! tf%num9den'

Pr%4r/m Tr/n0'er '"n)ti%n t% 5er%6p%#e3

clc>

n!A1 1>

d!A1 =

t!tf%n9d'

A9p9k!tf2p%n9d'

Pr%4r/m7er%6p%#e t% tr/n0'er '"n)ti%n 3

clc>

!A61

p!A62 6;

k!1

An9d!p2tf%9p9k'


14/16

T!tf%n9d'

Pr%4r/mC%ntin"%"0 t% &i0)rete3

clc>

n!A1 1

d!A1 =


15/16

Experiment :

FRE;UENCY RESPONSE OF LA AND LEAD NETWORK

AIM

To plot the frequency response and pole ero map of lag and lead networks

THEORY

) lag compensator is a device that provides phase lag in its frequency response. 8f the

compensator has phase lag 6 and never a phase lead 6 then there are implications about where the

corner frequencies are in the Bode plot. /ther implications are that the phase lag compensator will

have only certain types of pole6ero patterns in the s plane.

+here9 TG3 and bG1 the condition is %1&T' G %1&bT'

-requency response of lag network

) lead compensator is a device that provides phase lead in its frequency response. 8f the

compensator has phase lead 6 and never a phase lag 6 then there are implications about where the

corner frequencies are in the Bode plot. /ther implications are that the phase lead compensator will

have only certain types of pole6ero patterns in the s plane.


16/16

+here9 TG3 and aH1 the condition is %1&T' H%1&aT'

-requency response of lead network

Consider a lag network with pole at 63.= and ero at61 and a lead network with pole at 61 and ero

at63.=

PRORAM

L/4 net

b!A1 .=>

g!tf%a9b'>

bode%g'9grid

pmap%g'

Le/& net

b!A1 1>

g!tf%a9b'>

bode%g'9grid

pmap%g'

PROCEDURE

Design a lag and lead n&w with appropriate pole ero configuration

+rite the matlab program9 run the program and verify the waveforms

RESULT

Documents

ade lab second cycle final.doc