73
Complexity of Circuit Satisfiability Ramamohan Paturi University of California, San Diego jointly with Pavel Pudl´ ak, Czech Academy of Sciences November 9, 2009 Paturi/Pudl´ ak Complexity of Circuit Satisfiability

Complexity of Circuit Satisfiability

  • Upload
    others

  • View
    8

  • Download
    0

Embed Size (px)

Citation preview

Page 1: Complexity of Circuit Satisfiability

Complexity of Circuit Satisfiability

Ramamohan Paturi

University of California, San Diegojointly with Pavel Pudlak, Czech Academy of Sciences

November 9, 2009

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 2: Complexity of Circuit Satisfiability

Overview

Exact Algorithms

Examples of Recent Progress

Complexity Theory of Exact Algorithms

Circuit Satisfiability Resource Trade-offs

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 3: Complexity of Circuit Satisfiability

Exact Algorithms for NP-complete Problems

Exact solutions, worst-case complexity

Exponential-time algorithms, an active field of research

Improvements over exhaustive search

Goal: Limitations

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 4: Complexity of Circuit Satisfiability

Exact Algorithms for NP-complete Problems

Exact solutions, worst-case complexity

Exponential-time algorithms, an active field of research

Improvements over exhaustive search

Goal: Limitations

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 5: Complexity of Circuit Satisfiability

Exact Algorithms for NP-complete Problems

Exact solutions, worst-case complexity

Exponential-time algorithms, an active field of research

Improvements over exhaustive search

Goal: Limitations

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 6: Complexity of Circuit Satisfiability

Exact Algorithms for NP-complete Problems

Exact solutions, worst-case complexity

Exponential-time algorithms, an active field of research

Improvements over exhaustive search

Goal: Limitations

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 7: Complexity of Circuit Satisfiability

Exact Complexity — NP Parameterization

Two parameters with each instance: size of input and acomplexity parameter

Natural and robust complexity parameters1 Satisfiability: n, the number of variables and m, input size2 Hamiltonian path: n, the number of vertices and m, size of the

graph

NP:

L ∈ NP if ∃p(.),Φ(., .) such thatx ∈ L iff ∃y , |y | ≤ p(x),Φ(x , y)where Φ(x , y) is a poly-time decidable relation. and p(x) ispoly-time computable and polynomially bounded

Canonical parameterization for NP: NP(n,m)

|x |, size of the input and p(x), the complexity parameter

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 8: Complexity of Circuit Satisfiability

Exact Complexity — NP Parameterization

Two parameters with each instance: size of input and acomplexity parameter

Natural and robust complexity parameters1 Satisfiability: n, the number of variables and m, input size2 Hamiltonian path: n, the number of vertices and m, size of the

graph

NP:

L ∈ NP if ∃p(.),Φ(., .) such thatx ∈ L iff ∃y , |y | ≤ p(x),Φ(x , y)where Φ(x , y) is a poly-time decidable relation. and p(x) ispoly-time computable and polynomially bounded

Canonical parameterization for NP: NP(n,m)

|x |, size of the input and p(x), the complexity parameter

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 9: Complexity of Circuit Satisfiability

Exact Complexity — NP Parameterization

Two parameters with each instance: size of input and acomplexity parameter

Natural and robust complexity parameters1 Satisfiability: n, the number of variables and m, input size2 Hamiltonian path: n, the number of vertices and m, size of the

graph

NP:

L ∈ NP if ∃p(.),Φ(., .) such thatx ∈ L iff ∃y , |y | ≤ p(x),Φ(x , y)where Φ(x , y) is a poly-time decidable relation. and p(x) ispoly-time computable and polynomially bounded

Canonical parameterization for NP: NP(n,m)

|x |, size of the input and p(x), the complexity parameter

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 10: Complexity of Circuit Satisfiability

Exact Complexity — NP Parameterization

Two parameters with each instance: size of input and acomplexity parameter

Natural and robust complexity parameters1 Satisfiability: n, the number of variables and m, input size2 Hamiltonian path: n, the number of vertices and m, size of the

graph

NP:

L ∈ NP if ∃p(.),Φ(., .) such thatx ∈ L iff ∃y , |y | ≤ p(x),Φ(x , y)where Φ(x , y) is a poly-time decidable relation. and p(x) ispoly-time computable and polynomially bounded

Canonical parameterization for NP: NP(n,m)

|x |, size of the input and p(x), the complexity parameter

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 11: Complexity of Circuit Satisfiability

Nontrivial Exact Algorithms

NP(n,m)

Trivial exact algorithms: worst-case time complexity —O(poly(m)2n)

Nontrivial exact algorithms: worst-case time complexity —O(poly(m)2µn), µ < 1 may depend on the class of instances.

Also known as moderately exponential-time or improvedexponential-time algorithms

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 12: Complexity of Circuit Satisfiability

Examples

Example 1: TSPInput G = (V ,E ,W ), |V | = n, |E | = m, with p(G ) = log n!Held-Karp dynamic programming algorithm with O(n22n) isnontrivial.

Open Problem: Find a nontrivial exact algorithm for TSP (orHamiltonian path) under the complexity parameter, n, thenumber of vertices.Example 2: k-SAT

Input CNF F where each clause has at most k literals.|F | = m, p(F ) = n, the number of variablesBest-known algorithms with nontrivial upper bounds of theform 2n(1−c/k) for c > 1.

SUBEXP: for every ε > 0, ∃ algorithm with time complexityO(poly(|x |)2εp(x)

Open Problem: Does there exist a SUBEXP algorithm fork-SAT?

If not, what are the best possible exponents?

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 13: Complexity of Circuit Satisfiability

Examples

Example 1: TSPInput G = (V ,E ,W ), |V | = n, |E | = m, with p(G ) = log n!Held-Karp dynamic programming algorithm with O(n22n) isnontrivial.

Open Problem: Find a nontrivial exact algorithm for TSP (orHamiltonian path) under the complexity parameter, n, thenumber of vertices.

Example 2: k-SATInput CNF F where each clause has at most k literals.|F | = m, p(F ) = n, the number of variablesBest-known algorithms with nontrivial upper bounds of theform 2n(1−c/k) for c > 1.

SUBEXP: for every ε > 0, ∃ algorithm with time complexityO(poly(|x |)2εp(x)

Open Problem: Does there exist a SUBEXP algorithm fork-SAT?

If not, what are the best possible exponents?

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 14: Complexity of Circuit Satisfiability

Examples

Example 1: TSPInput G = (V ,E ,W ), |V | = n, |E | = m, with p(G ) = log n!Held-Karp dynamic programming algorithm with O(n22n) isnontrivial.

Open Problem: Find a nontrivial exact algorithm for TSP (orHamiltonian path) under the complexity parameter, n, thenumber of vertices.Example 2: k-SAT

Input CNF F where each clause has at most k literals.|F | = m, p(F ) = n, the number of variablesBest-known algorithms with nontrivial upper bounds of theform 2n(1−c/k) for c > 1.

SUBEXP: for every ε > 0, ∃ algorithm with time complexityO(poly(|x |)2εp(x)

Open Problem: Does there exist a SUBEXP algorithm fork-SAT?

If not, what are the best possible exponents?

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 15: Complexity of Circuit Satisfiability

Examples

Example 1: TSPInput G = (V ,E ,W ), |V | = n, |E | = m, with p(G ) = log n!Held-Karp dynamic programming algorithm with O(n22n) isnontrivial.

Open Problem: Find a nontrivial exact algorithm for TSP (orHamiltonian path) under the complexity parameter, n, thenumber of vertices.Example 2: k-SAT

Input CNF F where each clause has at most k literals.|F | = m, p(F ) = n, the number of variablesBest-known algorithms with nontrivial upper bounds of theform 2n(1−c/k) for c > 1.

SUBEXP: for every ε > 0, ∃ algorithm with time complexityO(poly(|x |)2εp(x)

Open Problem: Does there exist a SUBEXP algorithm fork-SAT?

If not, what are the best possible exponents?

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 16: Complexity of Circuit Satisfiability

Why Exact Algorithms?

Certain applications will benefit from exact solutions even formoderate size parameters.

Approximation algorithms are not always satisfactory.Moreover, it is hard to approximate for some problems.

Constant factor improvements in the exponent will lead tosimilar improvements in the size of computationally feasibleinputs

Designing improved exact algorithms is leading to newalgorithmic techniques and analyses

Refined understanding of the complexity relationships amongNP-hard problems

Much work has been on heuristic algorithms for 3-SAT andother problems which can solve fairly large instances.

Rigorous analysis of heuristicsWhat are the hard instances?

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 17: Complexity of Circuit Satisfiability

Maximum Independent Set

Given G = (V ,E ), find a maximum size independent set withthe number of vertices as the complexity parameter

20.334n algorithm in polynomial space — Tarjan andTrojanowski 1977

20.304n algorithm in polynomial space — T. Jian 1986

20.296n in polynomial space and 20.276n in exponential space— Robson 1986

20.25n — Robson 2001, relatively long, partiallycomputer-generated proof in a technical report

20.287n in polynomial space using measure and conqueranalysis technique — Fomin, Grandoni, and Kratsch 2006

Better bounds are known for sparse graphs.

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 18: Complexity of Circuit Satisfiability

k-SAT

Decide if given a k-CNF Φ is satisfiable. n, the number ofvariables is the complexity parameter

Best known bounds for small values of k : 2?n

k unique-k–SAT k–SAT k-SAT k-SAT k-SAT

3 0.386. . . 0.521. . . 0.415. . . 0.409. . . 0.404. . .4 0.554. . . 0.562. . . 0.584. . . 0.559. . .5 0.650. . . 0.678. . .6 0.711. . . 0.736. . .

Paturi,Pudlak,Saks,Zane Schoning Rolf, . . . Iwama,Tamaki

Best bound for k ≥ 5: 2(1−µk/(k−1))n with µk ≈ 1.6 for largek.

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 19: Complexity of Circuit Satisfiability

Graph Coloring to Tutte Polynomial

Dramatic progress on k-colorability, chromatic number, andTuttle polynomial — the power of inclusion-exclusion

All can be solved in 2n time and in 2n space — Bjorklund,Husfeldt, Kaski, Koivisto 2006-2008

Tutte polynomial can also be solved in 3n time andpolynomial space

Chromatic number can be computed in 21.167n time inpolynomial space

3-colorability: 20.41n in polynomial space — Beigel andEppstein, 2005

4-colorability: 20.807n in polynomial space — Byskov, 2004

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 20: Complexity of Circuit Satisfiability

Other Problems and Techniques

Minimum dominating set, treewidth, maximum cut, minimumfeedback vertex set, . . .

Pruning the search tree (Davis-Putnam, Branch and Reduce)

Dynamic Programming

Local search

Measure and conquer

Inclusion-exclusion, Fourier transform, Mobius inversion

Color coding

Group algebra

Matrix multiplication

Exponential-time divide-and-conquer

Sieve algorithms

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 21: Complexity of Circuit Satisfiability

Exact Complexity

Which problems have such improved algorithms?Is there a cn algorithm for TSP with c < 2?

Can these improvements extend to arbitrarily small exponents?Is 3-SAT in SUBEXP? How about 3-coloring?

Can we prove improvements beyond a certain point are notpossible (at least under some complexity assumption)?Lower bounding the exponent for 3-SAT under suitablecomplexity assumptions?

Is progress on different problems connected? If k-coloring hasa cn algorithm, can we prove k-SAT has a dn algorithm? cand d are independent of k.

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 22: Complexity of Circuit Satisfiability

Exact Complexity

Which problems have such improved algorithms?Is there a cn algorithm for TSP with c < 2?

Can these improvements extend to arbitrarily small exponents?Is 3-SAT in SUBEXP? How about 3-coloring?

Can we prove improvements beyond a certain point are notpossible (at least under some complexity assumption)?Lower bounding the exponent for 3-SAT under suitablecomplexity assumptions?

Is progress on different problems connected? If k-coloring hasa cn algorithm, can we prove k-SAT has a dn algorithm? cand d are independent of k.

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 23: Complexity of Circuit Satisfiability

Exact Complexity

Which problems have such improved algorithms?Is there a cn algorithm for TSP with c < 2?

Can these improvements extend to arbitrarily small exponents?Is 3-SAT in SUBEXP? How about 3-coloring?

Can we prove improvements beyond a certain point are notpossible (at least under some complexity assumption)?Lower bounding the exponent for 3-SAT under suitablecomplexity assumptions?

Is progress on different problems connected? If k-coloring hasa cn algorithm, can we prove k-SAT has a dn algorithm? cand d are independent of k.

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 24: Complexity of Circuit Satisfiability

Exact Complexity

Which problems have such improved algorithms?Is there a cn algorithm for TSP with c < 2?

Can these improvements extend to arbitrarily small exponents?Is 3-SAT in SUBEXP? How about 3-coloring?

Can we prove improvements beyond a certain point are notpossible (at least under some complexity assumption)?Lower bounding the exponent for 3-SAT under suitablecomplexity assumptions?

Is progress on different problems connected? If k-coloring hasa cn algorithm, can we prove k-SAT has a dn algorithm? cand d are independent of k.

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 25: Complexity of Circuit Satisfiability

Approach

Consider natural, though restricted, models of computations

Limitations

CircuitSat

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 26: Complexity of Circuit Satisfiability

OPP: Two Resource Computational Model

OPP: one-sided error probabilistic polynomial-time algorithms

Includes several Davis-Putnam style backtracking algorithms,local search algorithms

Several algorithms couched as exponential-time can in fact beseen as OPP algorithms based on an observation by Eppstein

OPP: space efficiency, parallelization, speed-up by quantumcomputation

What is the best success probability achievable in OPP?

SAT problems can be solved with probability 2−n+O(lg n) inOPP.

Hamiltonian path problem can be solved with probability 1/n!in OPP, whereas it can be solved in n22n time using theinclusion-exclusion principle.

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 27: Complexity of Circuit Satisfiability

OPP: Two Resource Computational Model

OPP: one-sided error probabilistic polynomial-time algorithms

Includes several Davis-Putnam style backtracking algorithms,local search algorithms

Several algorithms couched as exponential-time can in fact beseen as OPP algorithms based on an observation by Eppstein

OPP: space efficiency, parallelization, speed-up by quantumcomputation

What is the best success probability achievable in OPP?

SAT problems can be solved with probability 2−n+O(lg n) inOPP.

Hamiltonian path problem can be solved with probability 1/n!in OPP, whereas it can be solved in n22n time using theinclusion-exclusion principle.

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 28: Complexity of Circuit Satisfiability

OPP: Two Resource Computational Model

OPP: one-sided error probabilistic polynomial-time algorithms

Includes several Davis-Putnam style backtracking algorithms,local search algorithms

Several algorithms couched as exponential-time can in fact beseen as OPP algorithms based on an observation by Eppstein

OPP: space efficiency, parallelization, speed-up by quantumcomputation

What is the best success probability achievable in OPP?

SAT problems can be solved with probability 2−n+O(lg n) inOPP.

Hamiltonian path problem can be solved with probability 1/n!in OPP, whereas it can be solved in n22n time using theinclusion-exclusion principle.

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 29: Complexity of Circuit Satisfiability

OPP: Two Resource Computational Model

OPP: one-sided error probabilistic polynomial-time algorithms

Includes several Davis-Putnam style backtracking algorithms,local search algorithms

Several algorithms couched as exponential-time can in fact beseen as OPP algorithms based on an observation by Eppstein

OPP: space efficiency, parallelization, speed-up by quantumcomputation

What is the best success probability achievable in OPP?

SAT problems can be solved with probability 2−n+O(lg n) inOPP.

Hamiltonian path problem can be solved with probability 1/n!in OPP, whereas it can be solved in n22n time using theinclusion-exclusion principle.

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 30: Complexity of Circuit Satisfiability

OPP: Two Resource Computational Model

OPP: one-sided error probabilistic polynomial-time algorithms

Includes several Davis-Putnam style backtracking algorithms,local search algorithms

Several algorithms couched as exponential-time can in fact beseen as OPP algorithms based on an observation by Eppstein

OPP: space efficiency, parallelization, speed-up by quantumcomputation

What is the best success probability achievable in OPP?

SAT problems can be solved with probability 2−n+O(lg n) inOPP.

Hamiltonian path problem can be solved with probability 1/n!in OPP, whereas it can be solved in n22n time using theinclusion-exclusion principle.

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 31: Complexity of Circuit Satisfiability

OPP: Two Resource Computational Model

OPP: one-sided error probabilistic polynomial-time algorithms

Includes several Davis-Putnam style backtracking algorithms,local search algorithms

Several algorithms couched as exponential-time can in fact beseen as OPP algorithms based on an observation by Eppstein

OPP: space efficiency, parallelization, speed-up by quantumcomputation

What is the best success probability achievable in OPP?

SAT problems can be solved with probability 2−n+O(lg n) inOPP.

Hamiltonian path problem can be solved with probability 1/n!in OPP, whereas it can be solved in n22n time using theinclusion-exclusion principle.

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 32: Complexity of Circuit Satisfiability

OPP: Two Resource Computational Model

OPP: one-sided error probabilistic polynomial-time algorithms

Includes several Davis-Putnam style backtracking algorithms,local search algorithms

Several algorithms couched as exponential-time can in fact beseen as OPP algorithms based on an observation by Eppstein

OPP: space efficiency, parallelization, speed-up by quantumcomputation

What is the best success probability achievable in OPP?

SAT problems can be solved with probability 2−n+O(lg n) inOPP.

Hamiltonian path problem can be solved with probability 1/n!in OPP, whereas it can be solved in n22n time using theinclusion-exclusion principle.

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 33: Complexity of Circuit Satisfiability

Time and Success Probability

Consider lg t + lg 1/p for time t and success probability p.

For what problems, does this quantity decrease with time?

If one can present evidence that Hamiltonian path cannotachieve c−n success probability in OPP, then we provideevidence for the relative power of algorithmic paradigms — forexample, exponential-time may be strictly advantageous

On the other hand, c−n OPP algorithm for Hamiltonian pathwould be exciting.

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 34: Complexity of Circuit Satisfiability

Prior Work

Possibility of arbitrarily small exponents for variousNP-complete problems is one and the same.

SNP ⊆ SUBEXP if any SERF-complete problem for SNP isin SUBEXP — Impagliazzo, Paturi and Zane 1998

Some SERF-complete languages for SNP: k-SAT , k-coloring

All are equivalent as far as the existence of subexponentialtime algorithms is concerned.

Key tool: complexity parameter preserving reductions viaSparsification Lemma

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 35: Complexity of Circuit Satisfiability

Prior Work

Possibility of arbitrarily small exponents for variousNP-complete problems is one and the same.

SNP ⊆ SUBEXP if any SERF-complete problem for SNP isin SUBEXP — Impagliazzo, Paturi and Zane 1998

Some SERF-complete languages for SNP: k-SAT , k-coloring

All are equivalent as far as the existence of subexponentialtime algorithms is concerned.

Key tool: complexity parameter preserving reductions viaSparsification Lemma

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 36: Complexity of Circuit Satisfiability

Prior Work

Possibility of arbitrarily small exponents for variousNP-complete problems is one and the same.

SNP ⊆ SUBEXP if any SERF-complete problem for SNP isin SUBEXP — Impagliazzo, Paturi and Zane 1998

Some SERF-complete languages for SNP: k-SAT , k-coloring

All are equivalent as far as the existence of subexponentialtime algorithms is concerned.

Key tool: complexity parameter preserving reductions viaSparsification Lemma

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 37: Complexity of Circuit Satisfiability

Prior Work

Possibility of arbitrarily small exponents for variousNP-complete problems is one and the same.

SNP ⊆ SUBEXP if any SERF-complete problem for SNP isin SUBEXP — Impagliazzo, Paturi and Zane 1998

Some SERF-complete languages for SNP: k-SAT , k-coloring

All are equivalent as far as the existence of subexponentialtime algorithms is concerned.

Key tool: complexity parameter preserving reductions viaSparsification Lemma

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 38: Complexity of Circuit Satisfiability

Prior Work

Possibility of arbitrarily small exponents for variousNP-complete problems is one and the same.

SNP ⊆ SUBEXP if any SERF-complete problem for SNP isin SUBEXP — Impagliazzo, Paturi and Zane 1998

Some SERF-complete languages for SNP: k-SAT , k-coloring

All are equivalent as far as the existence of subexponentialtime algorithms is concerned.

Key tool: complexity parameter preserving reductions viaSparsification Lemma

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 39: Complexity of Circuit Satisfiability

Exponential Time Hypothesis

sk = inf{δ|∃2δn algorithm for k-CNF SAT}s∞ = limk→∞ sk

ETH — Exponential Time Hypothesis: s3 > 0

ETH implies that sk increases infinitely often — Impagliazzoand Paturi, 1999

In other words, ∀k ,∃k ′ > k , sk ′ > sk .

ETH implies that (d , 2)-CSP takes dcn time where c is anabsolute constant. Traxler 2008

Other similar conditional lower bounds by Marx, Williams,PatrascuOpen Problems: Assuming ETH or other suitable assumption,prove

a specific lower bound on s3

s∞ = 1Assuming s∞ = 1, can we prove a 2n lower bound onk-coloring?

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 40: Complexity of Circuit Satisfiability

Exponential Time Hypothesis

sk = inf{δ|∃2δn algorithm for k-CNF SAT}s∞ = limk→∞ sk

ETH — Exponential Time Hypothesis: s3 > 0

ETH implies that sk increases infinitely often — Impagliazzoand Paturi, 1999

In other words, ∀k ,∃k ′ > k , sk ′ > sk .

ETH implies that (d , 2)-CSP takes dcn time where c is anabsolute constant. Traxler 2008

Other similar conditional lower bounds by Marx, Williams,PatrascuOpen Problems: Assuming ETH or other suitable assumption,prove

a specific lower bound on s3

s∞ = 1Assuming s∞ = 1, can we prove a 2n lower bound onk-coloring?

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 41: Complexity of Circuit Satisfiability

Exponential Time Hypothesis

sk = inf{δ|∃2δn algorithm for k-CNF SAT}s∞ = limk→∞ sk

ETH — Exponential Time Hypothesis: s3 > 0

ETH implies that sk increases infinitely often — Impagliazzoand Paturi, 1999

In other words, ∀k ,∃k ′ > k , sk ′ > sk .

ETH implies that (d , 2)-CSP takes dcn time where c is anabsolute constant. Traxler 2008

Other similar conditional lower bounds by Marx, Williams,PatrascuOpen Problems: Assuming ETH or other suitable assumption,prove

a specific lower bound on s3

s∞ = 1Assuming s∞ = 1, can we prove a 2n lower bound onk-coloring?

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 42: Complexity of Circuit Satisfiability

Exponential Time Hypothesis

sk = inf{δ|∃2δn algorithm for k-CNF SAT}s∞ = limk→∞ sk

ETH — Exponential Time Hypothesis: s3 > 0

ETH implies that sk increases infinitely often — Impagliazzoand Paturi, 1999

In other words, ∀k ,∃k ′ > k , sk ′ > sk .

ETH implies that (d , 2)-CSP takes dcn time where c is anabsolute constant. Traxler 2008

Other similar conditional lower bounds by Marx, Williams,Patrascu

Open Problems: Assuming ETH or other suitable assumption,prove

a specific lower bound on s3

s∞ = 1Assuming s∞ = 1, can we prove a 2n lower bound onk-coloring?

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 43: Complexity of Circuit Satisfiability

Exponential Time Hypothesis

sk = inf{δ|∃2δn algorithm for k-CNF SAT}s∞ = limk→∞ sk

ETH — Exponential Time Hypothesis: s3 > 0

ETH implies that sk increases infinitely often — Impagliazzoand Paturi, 1999

In other words, ∀k ,∃k ′ > k , sk ′ > sk .

ETH implies that (d , 2)-CSP takes dcn time where c is anabsolute constant. Traxler 2008

Other similar conditional lower bounds by Marx, Williams,PatrascuOpen Problems: Assuming ETH or other suitable assumption,prove

a specific lower bound on s3

s∞ = 1Assuming s∞ = 1, can we prove a 2n lower bound onk-coloring?

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 44: Complexity of Circuit Satisfiability

Probabilistic Circuits and Circuit Satisfiability

C — the family of non-uniform probabilistic circuits

For C ∈ C: n — number of variables; complexity parameter,partitioned as input and random variables, size — counts ofgatesPr[C (y , ∗) = b] — probability C outputs b for the input yCircuitSat — the circuit satisfiability problem: given anencoding of D ∈ C, does there exist a y ∈ {0, 1}n(D) suchthat D on variable setting y outputs 1.Family F of circuits for deciding CircuitSat —{Fn,m|n,m ≥ 1}, indexed by size of the input circuit and thenumber of its variablesA circuit family F = {Cn,m} decides CircuitSat with successprobability p(n) — for all input circuits D such that n(D) = nand y = desc(D)

Pr[Fn,m(y , ∗) = 1] ≥ p(n) if D is satisfiablePr[Fn,m(y , ∗) = 0] = 1 otherwise

Success probability of F : p(n) ≥ infm,y Pr[F yn,m(z) = 1].

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 45: Complexity of Circuit Satisfiability

Probabilistic Circuits and Circuit Satisfiability

C — the family of non-uniform probabilistic circuitsFor C ∈ C: n — number of variables; complexity parameter,partitioned as input and random variables, size — counts ofgates

Pr[C (y , ∗) = b] — probability C outputs b for the input yCircuitSat — the circuit satisfiability problem: given anencoding of D ∈ C, does there exist a y ∈ {0, 1}n(D) suchthat D on variable setting y outputs 1.Family F of circuits for deciding CircuitSat —{Fn,m|n,m ≥ 1}, indexed by size of the input circuit and thenumber of its variablesA circuit family F = {Cn,m} decides CircuitSat with successprobability p(n) — for all input circuits D such that n(D) = nand y = desc(D)

Pr[Fn,m(y , ∗) = 1] ≥ p(n) if D is satisfiablePr[Fn,m(y , ∗) = 0] = 1 otherwise

Success probability of F : p(n) ≥ infm,y Pr[F yn,m(z) = 1].

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 46: Complexity of Circuit Satisfiability

Probabilistic Circuits and Circuit Satisfiability

C — the family of non-uniform probabilistic circuitsFor C ∈ C: n — number of variables; complexity parameter,partitioned as input and random variables, size — counts ofgatesPr[C (y , ∗) = b] — probability C outputs b for the input y

CircuitSat — the circuit satisfiability problem: given anencoding of D ∈ C, does there exist a y ∈ {0, 1}n(D) suchthat D on variable setting y outputs 1.Family F of circuits for deciding CircuitSat —{Fn,m|n,m ≥ 1}, indexed by size of the input circuit and thenumber of its variablesA circuit family F = {Cn,m} decides CircuitSat with successprobability p(n) — for all input circuits D such that n(D) = nand y = desc(D)

Pr[Fn,m(y , ∗) = 1] ≥ p(n) if D is satisfiablePr[Fn,m(y , ∗) = 0] = 1 otherwise

Success probability of F : p(n) ≥ infm,y Pr[F yn,m(z) = 1].

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 47: Complexity of Circuit Satisfiability

Probabilistic Circuits and Circuit Satisfiability

C — the family of non-uniform probabilistic circuitsFor C ∈ C: n — number of variables; complexity parameter,partitioned as input and random variables, size — counts ofgatesPr[C (y , ∗) = b] — probability C outputs b for the input yCircuitSat — the circuit satisfiability problem: given anencoding of D ∈ C, does there exist a y ∈ {0, 1}n(D) suchthat D on variable setting y outputs 1.

Family F of circuits for deciding CircuitSat —{Fn,m|n,m ≥ 1}, indexed by size of the input circuit and thenumber of its variablesA circuit family F = {Cn,m} decides CircuitSat with successprobability p(n) — for all input circuits D such that n(D) = nand y = desc(D)

Pr[Fn,m(y , ∗) = 1] ≥ p(n) if D is satisfiablePr[Fn,m(y , ∗) = 0] = 1 otherwise

Success probability of F : p(n) ≥ infm,y Pr[F yn,m(z) = 1].

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 48: Complexity of Circuit Satisfiability

Probabilistic Circuits and Circuit Satisfiability

C — the family of non-uniform probabilistic circuitsFor C ∈ C: n — number of variables; complexity parameter,partitioned as input and random variables, size — counts ofgatesPr[C (y , ∗) = b] — probability C outputs b for the input yCircuitSat — the circuit satisfiability problem: given anencoding of D ∈ C, does there exist a y ∈ {0, 1}n(D) suchthat D on variable setting y outputs 1.Family F of circuits for deciding CircuitSat —{Fn,m|n,m ≥ 1}, indexed by size of the input circuit and thenumber of its variables

A circuit family F = {Cn,m} decides CircuitSat with successprobability p(n) — for all input circuits D such that n(D) = nand y = desc(D)

Pr[Fn,m(y , ∗) = 1] ≥ p(n) if D is satisfiablePr[Fn,m(y , ∗) = 0] = 1 otherwise

Success probability of F : p(n) ≥ infm,y Pr[F yn,m(z) = 1].

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 49: Complexity of Circuit Satisfiability

Probabilistic Circuits and Circuit Satisfiability

C — the family of non-uniform probabilistic circuitsFor C ∈ C: n — number of variables; complexity parameter,partitioned as input and random variables, size — counts ofgatesPr[C (y , ∗) = b] — probability C outputs b for the input yCircuitSat — the circuit satisfiability problem: given anencoding of D ∈ C, does there exist a y ∈ {0, 1}n(D) suchthat D on variable setting y outputs 1.Family F of circuits for deciding CircuitSat —{Fn,m|n,m ≥ 1}, indexed by size of the input circuit and thenumber of its variablesA circuit family F = {Cn,m} decides CircuitSat with successprobability p(n) — for all input circuits D such that n(D) = nand y = desc(D)

Pr[Fn,m(y , ∗) = 1] ≥ p(n) if D is satisfiablePr[Fn,m(y , ∗) = 0] = 1 otherwise

Success probability of F : p(n) ≥ infm,y Pr[F yn,m(z) = 1].

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 50: Complexity of Circuit Satisfiability

Probabilistic Circuits and Circuit Satisfiability

C — the family of non-uniform probabilistic circuitsFor C ∈ C: n — number of variables; complexity parameter,partitioned as input and random variables, size — counts ofgatesPr[C (y , ∗) = b] — probability C outputs b for the input yCircuitSat — the circuit satisfiability problem: given anencoding of D ∈ C, does there exist a y ∈ {0, 1}n(D) suchthat D on variable setting y outputs 1.Family F of circuits for deciding CircuitSat —{Fn,m|n,m ≥ 1}, indexed by size of the input circuit and thenumber of its variablesA circuit family F = {Cn,m} decides CircuitSat with successprobability p(n) — for all input circuits D such that n(D) = nand y = desc(D)

Pr[Fn,m(y , ∗) = 1] ≥ p(n) if D is satisfiablePr[Fn,m(y , ∗) = 0] = 1 otherwise

Success probability of F : p(n) ≥ infm,y Pr[F yn,m(z) = 1].

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 51: Complexity of Circuit Satisfiability

Fn,m

Fn,m(y, z)

6 6 6 6 6 6

y = desc(D)

66666666666

random bits (z)

D

6666666

Circuit D with n inputs

Probabilistic Circuit for CircuitSat

2

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 52: Complexity of Circuit Satisfiability

Complexity of Circuit Satisfiability

Complexity of F for deciding CircuitSat for circuits with ninputs — lg(1/p(n))/n

The complexity of F for deciding CircuitSat —ECircuitSat(F) = lim sup lg(1/p(n))/n

The complexity of deciding CircuitSat by f (n,m)-boundedprobabilistic circuit families —inf{ε|∃ a f -bounded F such that ECircuitSat(F) ≤ ε}.

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 53: Complexity of Circuit Satisfiability

Complexity of Circuit Satisfiability

Complexity of F for deciding CircuitSat for circuits with ninputs — lg(1/p(n))/n

The complexity of F for deciding CircuitSat —ECircuitSat(F) = lim sup lg(1/p(n))/n

The complexity of deciding CircuitSat by f (n,m)-boundedprobabilistic circuit families —inf{ε|∃ a f -bounded F such that ECircuitSat(F) ≤ ε}.

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 54: Complexity of Circuit Satisfiability

Complexity of Circuit Satisfiability

Complexity of F for deciding CircuitSat for circuits with ninputs — lg(1/p(n))/n

The complexity of F for deciding CircuitSat —ECircuitSat(F) = lim sup lg(1/p(n))/n

The complexity of deciding CircuitSat by f (n,m)-boundedprobabilistic circuit families —inf{ε|∃ a f -bounded F such that ECircuitSat(F) ≤ ε}.

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 55: Complexity of Circuit Satisfiability

Exponential Amplification Lemma

Lemma

Exponential Amplification Lemma: Let F be an f -boundedfamily for some f : N× N→ R such that the success probability is2−δn for 0 < δ < 1. Then there exists a g-bounded circuit family Gsuch that ECircuitSat(G) < δ2 whereg(n,m) = O(f (dδne+ 5, O(f (n,m)))).

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 56: Complexity of Circuit Satisfiability

Fn,m

666666

desc(D)size m

n variables

666666666666

random bits

Picture 1: Probabilistic Circuit Fn,m

2

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 57: Complexity of Circuit Satisfiability

Fn,m

666666

desc(D)

666666666666

random bits

Picture 2: Specialization of Fn,m

3

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 58: Complexity of Circuit Satisfiability

Fn,m

666666

desc(D)

J t,w(x) = (T t)−1(wx)

6

6

6

6

6

6

6

6

6

6

6

6

input (x)

666666666666

pseudorandom bits

Picture 3: H(x) = Fdesc(D)n,m (J t,w(x))

4

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 59: Complexity of Circuit Satisfiability

Fs,m′

PrepCkt(Fn,m,desc(D), t, w)

666666

desc(H)

6

6

6

6

6

6

6

6

6

6

random bits

666666

random bits: t, w

666666

desc(D)

s = dδne + 5desc(H) = PrepCkt(Fn,m,desc(D), t, w)

H(x) = Fdesc(D)n,m (J t,w(x))

Picture 2: Circuit Gn,m

3

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 60: Complexity of Circuit Satisfiability

Results: Polynomial Size Circuits

Theorem

If CircuitSat can be decided with probabilistic circuits of size mk

for some k with success probability 2−δn for δ < 1, then thereexists a µ < 1 depending on k and δ such that CircuitSat(n,m)(and consequently NP(n,m)) can be decided by deterministic

circuits of size 2O(nµ lg1−µ m).

The consequence amounts to 2nµsize deterministic circuits

for CircuitSat for polynomial size circuits.

If m = 2o(n), CircuitSat can be decided by deterministiccircuits of size 2o(n) — considered implausible — contradictsETH.

Also implies that W [P] is fixed parameter tractable.

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 61: Complexity of Circuit Satisfiability

Results: Polynomial Size Circuits

Theorem

If CircuitSat can be decided with probabilistic circuits of size mk

for some k with success probability 2−δn for δ < 1, then thereexists a µ < 1 depending on k and δ such that CircuitSat(n,m)(and consequently NP(n,m)) can be decided by deterministic

circuits of size 2O(nµ lg1−µ m).

The consequence amounts to 2nµsize deterministic circuits

for CircuitSat for polynomial size circuits.

If m = 2o(n), CircuitSat can be decided by deterministiccircuits of size 2o(n) — considered implausible — contradictsETH.

Also implies that W [P] is fixed parameter tractable.

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 62: Complexity of Circuit Satisfiability

Results: Polynomial Size Circuits

Theorem

If CircuitSat can be decided with probabilistic circuits of size mk

for some k with success probability 2−δn for δ < 1, then thereexists a µ < 1 depending on k and δ such that CircuitSat(n,m)(and consequently NP(n,m)) can be decided by deterministic

circuits of size 2O(nµ lg1−µ m).

The consequence amounts to 2nµsize deterministic circuits

for CircuitSat for polynomial size circuits.

If m = 2o(n), CircuitSat can be decided by deterministiccircuits of size 2o(n) — considered implausible — contradictsETH.

Also implies that W [P] is fixed parameter tractable.

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 63: Complexity of Circuit Satisfiability

Results: Quasilinear Size Circuits

Theorem

If CircuitSat can be decided with probabilistic circuits of sizeO(m) with success probability 2−δn for δ < 1, thenCircuitSat(n,m) (and consequently NP(n,m)) can be decided bydeterministic circuits of size O(poly(m)nO(lg lg m)).

The consequence is very close to the statement NP ⊆ P/poly.

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 64: Complexity of Circuit Satisfiability

Results: Subexponential Size Circuits

Theorem

If CircuitSat can be decided with probabilistic circuits of size2o(n)O(m) with success probability 2−δn for δ < 1, thenCircuitSat(n,m) (and consequently NP(n,m)) can be decided bydeterministic circuits of size 2o(n)poly(m).

Apply the Exponential Amplification Lemma a number oftimes that grows with n.

The consequence of the theorem implies that CircuitSat canbe solved in 2o(n)poly(m) size deterministic circuits forpolynomial size circuits (m is polynomial in n), whichcontradicts ETH.

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 65: Complexity of Circuit Satisfiability

Results: Subexponential Size Circuits

Theorem

If CircuitSat can be decided with probabilistic circuits of size2o(n)O(m) with success probability 2−δn for δ < 1, thenCircuitSat(n,m) (and consequently NP(n,m)) can be decided bydeterministic circuits of size 2o(n)poly(m).

Apply the Exponential Amplification Lemma a number oftimes that grows with n.

The consequence of the theorem implies that CircuitSat canbe solved in 2o(n)poly(m) size deterministic circuits forpolynomial size circuits (m is polynomial in n), whichcontradicts ETH.

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 66: Complexity of Circuit Satisfiability

Results: Subexponential Size Circuits

Theorem

If CircuitSat can be decided with probabilistic circuits of size2o(n)O(m) with success probability 2−δn for δ < 1, thenCircuitSat(n,m) (and consequently NP(n,m)) can be decided bydeterministic circuits of size 2o(n)poly(m).

Apply the Exponential Amplification Lemma a number oftimes that grows with n.

The consequence of the theorem implies that CircuitSat canbe solved in 2o(n)poly(m) size deterministic circuits forpolynomial size circuits (m is polynomial in n), whichcontradicts ETH.

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 67: Complexity of Circuit Satisfiability

Results: Small Exponential Size Circuits

Theorem

For every α, ε > 0, either ECircuitSat(explinear) ≥ 1− α− ε orCircuitSat(n,m) (and consequently NP(n,m)) can be decided bycircuits of size 2n/(1+ε/α)poly(m).

If success probability for CircuitSat is better than2−(1−α)n+o(n), then CircuitSat can be decided by circuits ofsize 2cnpoly(m) with c = 1/(1 + ε

α) < 1.

Standard correctness probability boosting would give circuitsof size 2(1−ε)npoly(m) size.

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 68: Complexity of Circuit Satisfiability

Results: Small Exponential Size Circuits

Theorem

For every α, ε > 0, either ECircuitSat(explinear) ≥ 1− α− ε orCircuitSat(n,m) (and consequently NP(n,m)) can be decided bycircuits of size 2n/(1+ε/α)poly(m).

If success probability for CircuitSat is better than2−(1−α)n+o(n), then CircuitSat can be decided by circuits ofsize 2cnpoly(m) with c = 1/(1 + ε

α) < 1.

Standard correctness probability boosting would give circuitsof size 2(1−ε)npoly(m) size.

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 69: Complexity of Circuit Satisfiability

Results: Small Exponential Size Circuits

Theorem

For every α, ε > 0, either ECircuitSat(explinear) ≥ 1− α− ε orCircuitSat(n,m) (and consequently NP(n,m)) can be decided bycircuits of size 2n/(1+ε/α)poly(m).

If success probability for CircuitSat is better than2−(1−α)n+o(n), then CircuitSat can be decided by circuits ofsize 2cnpoly(m) with c = 1/(1 + ε

α) < 1.

Standard correctness probability boosting would give circuitsof size 2(1−ε)npoly(m) size.

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 70: Complexity of Circuit Satisfiability

Open Problems

Weaken the hypotheses for CircuitSat resource trade-offbounds to NP 6⊆ P/poly.

Does graph coloring or the Hamiltonian path problem haveprobabilistic polynomial time algorithms with successprobability c−n?

Prove resource trade-off bounds for linear-size CircuitSat inpolynomial size models under suitable complexity assumptions.

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 71: Complexity of Circuit Satisfiability

Open Problems

Weaken the hypotheses for CircuitSat resource trade-offbounds to NP 6⊆ P/poly.

Does graph coloring or the Hamiltonian path problem haveprobabilistic polynomial time algorithms with successprobability c−n?

Prove resource trade-off bounds for linear-size CircuitSat inpolynomial size models under suitable complexity assumptions.

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 72: Complexity of Circuit Satisfiability

Open Problems

Weaken the hypotheses for CircuitSat resource trade-offbounds to NP 6⊆ P/poly.

Does graph coloring or the Hamiltonian path problem haveprobabilistic polynomial time algorithms with successprobability c−n?

Prove resource trade-off bounds for linear-size CircuitSat inpolynomial size models under suitable complexity assumptions.

Paturi/Pudlak Complexity of Circuit Satisfiability

Page 73: Complexity of Circuit Satisfiability

Thank You

Paturi/Pudlak Complexity of Circuit Satisfiability