Upload
quincy-joy-bartolome-pasahol
View
228
Download
0
Embed Size (px)
Citation preview
8/2/2019 Computer Bus
1/4
8/2/2019 Computer Bus
2/4
History
[edit]First generation
Earlycomputerbuses were bundles of wire that attachedcomputer memoryand peripherals. Anecdotallytermed the "digit trunk",
[1]they were named after electrical power buses, orbusbars. Almost always, there
was one bus for memory, and one or more separate buses for peripherals. These were accessed by
separate instructions, with completely different timings and protocols.
One of the first complications was the use ofinterrupts. Early computer programsperformedI/Obywaiting in a loopfor the peripheral to become ready. This was a waste of time for
programs that had other tasks to do. Also, if the program attempted to perform those other tasks, it might
take too long for the program to check again, resulting in loss of data. Engineers thus arranged for the
peripherals to interrupt the CPU. The interrupts had to be prioritized, because the CPU can only execute
code for one peripheral at a time, and some devices are more time-critical than others.
High-end systems introduced the idea ofchannel controllers, which were essentially small computersdedicated to handing the input and output of a given bus. IBM introduced these on theIBM 709in 1958,and they became a common feature of their platforms. Other high-performance vendors likeControl DataCorporationimplemented similar designs. In generally, the channel controllers would do their best to run
all of the bus operations internally, moving data when the CPU was known to be busy elsewhere if
possible, and only using interrupts when necessary. This greatly reduced CPU load, and provided better
overall system performance.
Singlesystem bus
To provide modularity, memory and I/O buses can be combined into a unifiedsystem bus.[2]In this case,
a single mechanical and electrical system can be used to connect together many of the system
components, or in some cases, all of them.
Later computer programs began to share memory common to several CPUs. Access to this memory bus
had to be prioritized, as well. The simple way to prioritize interrupts or bus access was with adaisy chain.
http://en.wikipedia.org/w/index.php?title=Bus_(computing)&action=edit§ion=4http://en.wikipedia.org/w/index.php?title=Bus_(computing)&action=edit§ion=4http://en.wikipedia.org/w/index.php?title=Bus_(computing)&action=edit§ion=4http://en.wikipedia.org/wiki/Computerhttp://en.wikipedia.org/wiki/Computerhttp://en.wikipedia.org/wiki/Computerhttp://en.wikipedia.org/wiki/Computer_memoryhttp://en.wikipedia.org/wiki/Computer_memoryhttp://en.wikipedia.org/wiki/Computer_memoryhttp://en.wikipedia.org/wiki/Bus_(computing)#cite_note-0http://en.wikipedia.org/wiki/Bus_(computing)#cite_note-0http://en.wikipedia.org/wiki/Bus_(computing)#cite_note-0http://en.wikipedia.org/wiki/Busbarhttp://en.wikipedia.org/wiki/Busbarhttp://en.wikipedia.org/wiki/Busbarhttp://en.wikipedia.org/wiki/Interrupthttp://en.wikipedia.org/wiki/Interrupthttp://en.wikipedia.org/wiki/Interrupthttp://en.wikipedia.org/wiki/Input/outputhttp://en.wikipedia.org/wiki/Input/outputhttp://en.wikipedia.org/wiki/Input/outputhttp://en.wikipedia.org/wiki/Busy_waitinghttp://en.wikipedia.org/wiki/Busy_waitinghttp://en.wikipedia.org/wiki/Busy_waitinghttp://en.wikipedia.org/wiki/Channel_I/Ohttp://en.wikipedia.org/wiki/Channel_I/Ohttp://en.wikipedia.org/wiki/Channel_I/Ohttp://en.wikipedia.org/wiki/IBM_709http://en.wikipedia.org/wiki/IBM_709http://en.wikipedia.org/wiki/IBM_709http://en.wikipedia.org/wiki/Control_Data_Corporationhttp://en.wikipedia.org/wiki/Control_Data_Corporationhttp://en.wikipedia.org/wiki/Control_Data_Corporationhttp://en.wikipedia.org/wiki/Control_Data_Corporationhttp://en.wikipedia.org/wiki/System_bushttp://en.wikipedia.org/wiki/System_bushttp://en.wikipedia.org/wiki/System_bushttp://en.wikipedia.org/wiki/System_bushttp://en.wikipedia.org/wiki/System_bushttp://en.wikipedia.org/wiki/Bus_(computing)#cite_note-1http://en.wikipedia.org/wiki/Bus_(computing)#cite_note-1http://en.wikipedia.org/wiki/Bus_(computing)#cite_note-1http://en.wikipedia.org/wiki/Daisy_chain_(electrical_engineering)http://en.wikipedia.org/wiki/Daisy_chain_(electrical_engineering)http://en.wikipedia.org/wiki/Daisy_chain_(electrical_engineering)http://en.wikipedia.org/wiki/File:Computer_system_bus.svghttp://en.wikipedia.org/wiki/File:Computer_system_bus.svghttp://en.wikipedia.org/wiki/File:Computer_system_bus.svghttp://en.wikipedia.org/wiki/File:Computer_system_bus.svghttp://en.wikipedia.org/wiki/Daisy_chain_(electrical_engineering)http://en.wikipedia.org/wiki/Bus_(computing)#cite_note-1http://en.wikipedia.org/wiki/System_bushttp://en.wikipedia.org/wiki/System_bushttp://en.wikipedia.org/wiki/Control_Data_Corporationhttp://en.wikipedia.org/wiki/Control_Data_Corporationhttp://en.wikipedia.org/wiki/IBM_709http://en.wikipedia.org/wiki/Channel_I/Ohttp://en.wikipedia.org/wiki/Busy_waitinghttp://en.wikipedia.org/wiki/Input/outputhttp://en.wikipedia.org/wiki/Interrupthttp://en.wikipedia.org/wiki/Busbarhttp://en.wikipedia.org/wiki/Bus_(computing)#cite_note-0http://en.wikipedia.org/wiki/Computer_memoryhttp://en.wikipedia.org/wiki/Computerhttp://en.wikipedia.org/w/index.php?title=Bus_(computing)&action=edit§ion=48/2/2019 Computer Bus
3/4
In this case signals will naturally flow through the bus in physical or logical order, eliminating the need for
complex scheduling.
[edit]Minis and micros
Digital Equipment Corporation(DEC) further reduced cost for mass-producedminicomputers,
andmapped peripheralsinto the memory bus, so that the input and output devices appeared to bememory locations. This was implemented in theUnibusof thePDP-11around 1969.[3]
Earlymicrocomputerbus systems were essentially a passivebackplaneconnected directly or throughbuffer amplifiers to the pins of theCPU. Memory and other devices would be added to the bus using the
same address and data pins as the CPU itself used, connected in parallel. Communication was controlled
by the CPU, which had read and written data from the devices as if they are blocks of memory, using the
same instructions, all timed by a central clock controlling the speed of the CPU. Still,
devicesinterruptedthe CPU by signaling on separate CPU pins. For instance, adisk drivecontroller
would signal the CPU that new data was ready to be read, at which point the CPU would move the data
by reading the "memory location" that corresponded to the disk drive. Almost all early microcomputers
were built in this fashion, starting with theS-100 busin theAltair 8800computer system.
In some instances, most notably in theIBM PC, although similar physical architecture can be employed,instructions to access peripherals (inandout) and memory (movand others) have not been made
uniform at all, and still generate distinct CPU signals, that could be used to implement a separate I/O bus.
These simple bus systems had a serious drawback when used for general-purpose computers. All the
equipment on the bus has to talk at the same speed, as it shared a single clock.
Increasing the speed of the CPU becomes harder, because the speed of all the devices must increase as
well. When it is not practical or economical to have all devices as fast as the CPU, the CPU must either
enter await state, or work at a slower clock frequency temporarily,[4]to talk to other devices in thecomputer. While acceptable inembedded systems, this problem was not tolerated for long in general-
purpose, user-expandable computers.
Such bus systems are also difficult to configure when constructed from common off-the-shelf equipment.
Typically each addedexpansion cardrequires manyjumpersin order to set memory addresses, I/O
addresses, interrupt priorities, and interrupt numbers.
[edit]Second generation
"Second generation" bus systems likeNuBusaddressed some of these problems. They typically
separated the computer into two "worlds", the CPU and memory on one side, and the various devices on
the other. Abus controlleraccepted data from the CPU side to be moved to the peripherals side, thus
shifting the communications protocol burden from the CPU itself. This allowed the CPU and memory side
to evolve separately from the device bus, or just "bus". Devices on the bus could talk to each other with
no CPU intervention. This led to much better "real world" performance, but also required the cards to be
much more complex. These buses also often addressed speed issues by being "bigger" in terms of the
size of the data path, moving from 8-bitparallel busesin the first generation, to 16 or 32-bit in the second,as well as adding software setup (now standardised asPlug-n-play) to supplant or replace the jumpers.
However these newer systems shared one quality with their earlier cousins, in that everyone on the bus
had to talk at the same speed. While the CPU was now isolated and could increase speed without fear,
CPUs and memory continued to increase in speed much faster than the buses they talked to. The result
http://en.wikipedia.org/w/index.php?title=Bus_(computing)&action=edit§ion=5http://en.wikipedia.org/w/index.php?title=Bus_(computing)&action=edit§ion=5http://en.wikipedia.org/w/index.php?title=Bus_(computing)&action=edit§ion=5http://en.wikipedia.org/wiki/Digital_Equipment_Corporationhttp://en.wikipedia.org/wiki/Digital_Equipment_Corporationhttp://en.wikipedia.org/wiki/Minicomputerhttp://en.wikipedia.org/wiki/Minicomputerhttp://en.wikipedia.org/wiki/Minicomputerhttp://en.wikipedia.org/wiki/Memory-mapped_I/Ohttp://en.wikipedia.org/wiki/Memory-mapped_I/Ohttp://en.wikipedia.org/wiki/Memory-mapped_I/Ohttp://en.wikipedia.org/wiki/Unibushttp://en.wikipedia.org/wiki/Unibushttp://en.wikipedia.org/wiki/Unibushttp://en.wikipedia.org/wiki/PDP-11http://en.wikipedia.org/wiki/PDP-11http://en.wikipedia.org/wiki/PDP-11http://en.wikipedia.org/wiki/Bus_(computing)#cite_note-2http://en.wikipedia.org/wiki/Bus_(computing)#cite_note-2http://en.wikipedia.org/wiki/Bus_(computing)#cite_note-2http://en.wikipedia.org/wiki/Microcomputerhttp://en.wikipedia.org/wiki/Microcomputerhttp://en.wikipedia.org/wiki/Microcomputerhttp://en.wikipedia.org/wiki/Backplanehttp://en.wikipedia.org/wiki/Backplanehttp://en.wikipedia.org/wiki/Backplanehttp://en.wikipedia.org/wiki/Central_processing_unithttp://en.wikipedia.org/wiki/Central_processing_unithttp://en.wikipedia.org/wiki/Central_processing_unithttp://en.wikipedia.org/wiki/Interrupthttp://en.wikipedia.org/wiki/Interrupthttp://en.wikipedia.org/wiki/Interrupthttp://en.wikipedia.org/wiki/Disk_drivehttp://en.wikipedia.org/wiki/Disk_drivehttp://en.wikipedia.org/wiki/Disk_drivehttp://en.wikipedia.org/wiki/S-100_bushttp://en.wikipedia.org/wiki/S-100_bushttp://en.wikipedia.org/wiki/S-100_bushttp://en.wikipedia.org/wiki/Altair_8800http://en.wikipedia.org/wiki/Altair_8800http://en.wikipedia.org/wiki/Altair_8800http://en.wikipedia.org/wiki/IBM_PChttp://en.wikipedia.org/wiki/IBM_PChttp://en.wikipedia.org/wiki/IBM_PChttp://en.wikipedia.org/wiki/Wait_statehttp://en.wikipedia.org/wiki/Wait_statehttp://en.wikipedia.org/wiki/Wait_statehttp://en.wikipedia.org/wiki/Bus_(computing)#cite_note-bray-aug-3http://en.wikipedia.org/wiki/Bus_(computing)#cite_note-bray-aug-3http://en.wikipedia.org/wiki/Bus_(computing)#cite_note-bray-aug-3http://en.wikipedia.org/wiki/Embedded_systemshttp://en.wikipedia.org/wiki/Embedded_systemshttp://en.wikipedia.org/wiki/Embedded_systemshttp://en.wikipedia.org/wiki/Expansion_cardhttp://en.wikipedia.org/wiki/Expansion_cardhttp://en.wikipedia.org/wiki/Expansion_cardhttp://en.wikipedia.org/wiki/Jumper_(computing)http://en.wikipedia.org/wiki/Jumper_(computing)http://en.wikipedia.org/wiki/Jumper_(computing)http://en.wikipedia.org/w/index.php?title=Bus_(computing)&action=edit§ion=6http://en.wikipedia.org/w/index.php?title=Bus_(computing)&action=edit§ion=6http://en.wikipedia.org/w/index.php?title=Bus_(computing)&action=edit§ion=6http://en.wikipedia.org/wiki/NuBushttp://en.wikipedia.org/wiki/NuBushttp://en.wikipedia.org/wiki/NuBushttp://en.wikipedia.org/wiki/Parallel_bushttp://en.wikipedia.org/wiki/Parallel_bushttp://en.wikipedia.org/wiki/Parallel_bushttp://en.wikipedia.org/wiki/Plug-n-playhttp://en.wikipedia.org/wiki/Plug-n-playhttp://en.wikipedia.org/wiki/Plug-n-playhttp://en.wikipedia.org/wiki/Plug-n-playhttp://en.wikipedia.org/wiki/Parallel_bushttp://en.wikipedia.org/wiki/NuBushttp://en.wikipedia.org/w/index.php?title=Bus_(computing)&action=edit§ion=6http://en.wikipedia.org/wiki/Jumper_(computing)http://en.wikipedia.org/wiki/Expansion_cardhttp://en.wikipedia.org/wiki/Embedded_systemshttp://en.wikipedia.org/wiki/Bus_(computing)#cite_note-bray-aug-3http://en.wikipedia.org/wiki/Wait_statehttp://en.wikipedia.org/wiki/IBM_PChttp://en.wikipedia.org/wiki/Altair_8800http://en.wikipedia.org/wiki/S-100_bushttp://en.wikipedia.org/wiki/Disk_drivehttp://en.wikipedia.org/wiki/Interrupthttp://en.wikipedia.org/wiki/Central_processing_unithttp://en.wikipedia.org/wiki/Backplanehttp://en.wikipedia.org/wiki/Microcomputerhttp://en.wikipedia.org/wiki/Bus_(computing)#cite_note-2http://en.wikipedia.org/wiki/PDP-11http://en.wikipedia.org/wiki/Unibushttp://en.wikipedia.org/wiki/Memory-mapped_I/Ohttp://en.wikipedia.org/wiki/Minicomputerhttp://en.wikipedia.org/wiki/Digital_Equipment_Corporationhttp://en.wikipedia.org/w/index.php?title=Bus_(computing)&action=edit§ion=58/2/2019 Computer Bus
4/4
was that the bus speeds were now very much slower than what a modern system needed, and the
machines were left starved for data. A particularly common example of this problem was thatvideocardsquickly outran even the newer bus systems likePCI, and computers began to includeAGPjust to
drive the video card. By 2004 AGP was outgrown again by high-end video cards and other peripherals
and has been replaced by the newPCI Expressbus.
An increasing number of external devices started employing their own bus systems as well. When disk
drives were first introduced, they would be added to the machine with a card plugged into the bus, which
is why computers have so many slots on the bus. But through the 1980s and 1990s, new systems
likeSCSIandIDEwere introduced to serve this need, leaving most slots in modern systems empty.
Today there are likely to be about five different buses in the typical machine, supporting various devices.
[edit]Third generation
"Third generation" buses have been emerging into the market since about 2001,
includingHyperTransportandInfiniBand. They also tend to be very flexible in terms of their physical
connections, allowing them to be used both as internal buses, as well as connecting different machines
together. This can lead to complex problems when trying to service different requests, so much of the
work on these systems concerns software design, as opposed to the hardware itself. In general, these
third generation buses tend to look more like anetworkthan the original concept of a bus, with a higher
protocol overhead needed than early systems, while also allowing multiple devices to use the bus at
once.
Buses such asWishbonehave been developed by theopen source hardwaremovement in an attempt to
further remove legal and patent constraints from computer design.
http://en.wikipedia.org/wiki/Video_cardhttp://en.wikipedia.org/wiki/Video_cardhttp://en.wikipedia.org/wiki/Video_cardhttp://en.wikipedia.org/wiki/Video_cardhttp://en.wikipedia.org/wiki/PCI_Local_Bushttp://en.wikipedia.org/wiki/PCI_Local_Bushttp://en.wikipedia.org/wiki/PCI_Local_Bushttp://en.wikipedia.org/wiki/Accelerated_Graphics_Porthttp://en.wikipedia.org/wiki/Accelerated_Graphics_Porthttp://en.wikipedia.org/wiki/Accelerated_Graphics_Porthttp://en.wikipedia.org/wiki/PCI_Expresshttp://en.wikipedia.org/wiki/PCI_Expresshttp://en.wikipedia.org/wiki/PCI_Expresshttp://en.wikipedia.org/wiki/SCSIhttp://en.wikipedia.org/wiki/SCSIhttp://en.wikipedia.org/wiki/SCSIhttp://en.wikipedia.org/wiki/Integrated_Drive_Electronicshttp://en.wikipedia.org/wiki/Integrated_Drive_Electronicshttp://en.wikipedia.org/wiki/Integrated_Drive_Electronicshttp://en.wikipedia.org/w/index.php?title=Bus_(computing)&action=edit§ion=7http://en.wikipedia.org/w/index.php?title=Bus_(computing)&action=edit§ion=7http://en.wikipedia.org/w/index.php?title=Bus_(computing)&action=edit§ion=7http://en.wikipedia.org/wiki/HyperTransporthttp://en.wikipedia.org/wiki/HyperTransporthttp://en.wikipedia.org/wiki/HyperTransporthttp://en.wikipedia.org/wiki/InfiniBandhttp://en.wikipedia.org/wiki/InfiniBandhttp://en.wikipedia.org/wiki/InfiniBandhttp://en.wikipedia.org/wiki/Computer_networkhttp://en.wikipedia.org/wiki/Computer_networkhttp://en.wikipedia.org/wiki/Computer_networkhttp://en.wikipedia.org/wiki/Wishbone_(computer_bus)http://en.wikipedia.org/wiki/Wishbone_(computer_bus)http://en.wikipedia.org/wiki/Wishbone_(computer_bus)http://en.wikipedia.org/wiki/Open_source_hardwarehttp://en.wikipedia.org/wiki/Open_source_hardwarehttp://en.wikipedia.org/wiki/Open_source_hardwarehttp://en.wikipedia.org/wiki/Open_source_hardwarehttp://en.wikipedia.org/wiki/Wishbone_(computer_bus)http://en.wikipedia.org/wiki/Computer_networkhttp://en.wikipedia.org/wiki/InfiniBandhttp://en.wikipedia.org/wiki/HyperTransporthttp://en.wikipedia.org/w/index.php?title=Bus_(computing)&action=edit§ion=7http://en.wikipedia.org/wiki/Integrated_Drive_Electronicshttp://en.wikipedia.org/wiki/SCSIhttp://en.wikipedia.org/wiki/PCI_Expresshttp://en.wikipedia.org/wiki/Accelerated_Graphics_Porthttp://en.wikipedia.org/wiki/PCI_Local_Bushttp://en.wikipedia.org/wiki/Video_cardhttp://en.wikipedia.org/wiki/Video_card