10
Lesson 4 LabVIEW RT Chad Evans Applications Engineer

Fpga Lesson 4 (Rt)

Embed Size (px)

DESCRIPTION

labview fpga

Citation preview

Page 1: Fpga Lesson 4 (Rt)

Lesson 4LabVIEW RT

Chad EvansApplications Engineer

Page 2: Fpga Lesson 4 (Rt)

Resources for Learning LabVIEW Real-Time• Real-Time User Manual

– Start>Programs>National Instruments>LabVIEW 7.0>LabVIEW RT documents>Search the LabVIEW Real-Time Bookshelf>LabVIEW Real-Time User Manual

• LabVIEW Real-Time Measurement and Control Course ($995)

• NI Developer Zone > Development Library > Measurement and Automation Software > LabVIEW > Real-Time Module

Page 3: Fpga Lesson 4 (Rt)

Using LabVIEW Real-Time and a RIO DeviceWorkflow1. Plan application

a) I/O and timingb) RIO Device communication and timingc) Deterministic software operations on RT (Control, data acquisition, etc.)d) Non-deterministic operations on RT (Network, File I/O, etc.) e) GUI elements, other code to execute in Windows

2. Build and test FPGA VI (emulate, interact)3. Build and test Time Critical RT VI4. Build and test non-deterministic VIs (or use RT Communication

Wizard)5. Build and test Windows VI (or use RT Communication Wizard)

RT PXI ControllerPXI-7831RRT VIs

FPGA VI

Windows Computer

Windows VI Com TC

Page 4: Fpga Lesson 4 (Rt)

LabVIEW Real-Time Time Critical Priority

• Disable USB in BIOS• Use only deterministic operations in the loop

– Deterministic: FPGA communication, Real-Time FIFO– Non-Deterministic: Memory allocation, file I/O, network communication, large global

variables, using resources shared with other VIs• Set VI Priority to Time Critical (File>VI Properties>Execution)• Remove all controls/indicators from deterministic loops• one Time Critical VI, with one loop • Must sleep for lower priority VIs to run • Polling without sleep mode will starve lower priority VIs

RT PXI ControllerPXI-7831RRT VIs

FPGA VI

Windows Computer

Windows VI Com TC

Page 5: Fpga Lesson 4 (Rt)

Multithreaded FPGA Host Interface

• While waiting on RIO interrupts in Time Critical Priority, lower priority VIs can still communicate with the FPGA VI.

RT PXI ControllerPXI-7831R

RT VIsFPGA VI

Windows Computer

Windows VI Com TC

Normal Priority

Page 6: Fpga Lesson 4 (Rt)

RT Communication Wizard

• Uses Time Critical VI to create the Communication VI and Windows VIs

• Uses Real-Time FIFO and choice of network communication method

• New in LabVIEW Real-Time 7.0

RT PXI ControllerPXI-7831RRT VIs

FPGA VI

Windows Computer

Windows VI Com TC

Page 7: Fpga Lesson 4 (Rt)

RT Communication Wizard (cont.)

• Tools>RT Communication Wizard• Put controls or indicators in Time Critical VI for what you want communicated (these will be removed)

Page 8: Fpga Lesson 4 (Rt)

Exercise 4.1

• To use the RT Communication Wizard to create a Time Critical VI for controlling the FPGA VI, a Normal Priority Communication Loop, and a VI to run on Windows.

Page 9: Fpga Lesson 4 (Rt)

Miscellaneous Real-Time Stuff

• FTP Server• Web Server• Remote Front Panels• E-mail• File I/O

Page 10: Fpga Lesson 4 (Rt)

Lesson 4 Summary

• Use LabVIEW Real-Time for deterministic processing

• Use the RT Communication Wizard for help in creating communication VIs


OPAL-RT Automotive Real-Time Simulation SolutionsOPAL-RT is the world leader in the development of PC/FPGA Based Real-Time Digital Simulator, Hardware-In-the-Loop (HIL) testing equipment

OPAL-RT Automotive Real-Time Simulation SolutionsOPAL-RT is the world leader in the development of PC/FPGA Based Real-Time Digital Simulator, Hardware-In-the-Loop (HIL) testing equipment

Documents
LabVIEWTM FPGA Course Manual Sample · Lesson 4 FPGA I/O LabVIEW FPGA Course Manual 4-2 ni.com A. Introduction Inputs and outputs on FPGA targets allow you to connect the FPGA target

LabVIEWTM FPGA Course Manual Sample · Lesson 4 FPGA I/O LabVIEW FPGA Course Manual 4-2 ni.com A. Introduction Inputs and outputs on FPGA targets allow you to connect the FPGA target

Documents
Thruster Control using LabVIEW Real-Time & FPGA Graphical ... · University of Limerick. Mobile & Marine Robotics Outline Introduction 15:00 –15:30 (30 min) RT&FPGA Tutorial: Motor

Thruster Control using LabVIEW Real-Time & FPGA Graphical ... · University of Limerick. Mobile & Marine Robotics Outline Introduction 15:00 –15:30 (30 min) RT&FPGA Tutorial: Motor

Documents
Datenblatt Thermostate, Differenzthermostate RT · rt 2 rt 3 rt 4 rt 7 rt 8 rt 8l rt 9 rt 11 rt 12 rt 13 rt 14 rt 14l rt 15 rt 16l rt 17 rt 23 rt 24 rt 34 rt 101 rt 102 rt 107 rt

Datenblatt Thermostate, Differenzthermostate RT · rt 2 rt 3 rt 4 rt 7 rt 8 rt 8l rt 9 rt 11 rt 12 rt 13 rt 14 rt 14l rt 15 rt 16l rt 17 rt 23 rt 24 rt 34 rt 101 rt 102 rt 107 rt

Documents
Scheda tecnica Pressostati, pressostati differenziali RT...RT 1 RT 1A RT 1AL RT 5A RT 6W, RT 6B, RT 6S RT 6AW, RT 6AB, RT 6AS RT 30AW, RT 30AB, RT 30AS RT 36B, RT 36S RT 117 RT 117L

Scheda tecnica Pressostati, pressostati differenziali RT...RT 1 RT 1A RT 1AL RT 5A RT 6W, RT 6B, RT 6S RT 6AW, RT 6AB, RT 6AS RT 30AW, RT 30AB, RT 30AS RT 36B, RT 36S RT 117 RT 117L

Documents
RT-Level Combinational Circuit - pudn.comread.pudn.com/downloads163/doc/project/743842/FPGA Prototypin… · 36 RT-LEVEL COMBINATIONAL CIRCUIT Table 3.1 Operators and data types of

RT-Level Combinational Circuit - pudn.comread.pudn.com/downloads163/doc/project/743842/FPGA Prototypin… · 36 RT-LEVEL COMBINATIONAL CIRCUIT Table 3.1 Operators and data types of

Documents
RYMDSTATIONEN CORIOLIS UTFÄRDAD AV STIFTELSEN CC61€¦ · T V V V V V V T T T T T T T T T RT RT RT RT RT RT RT RT RT RT RT RT RT RT RT RT RT Spiran med sin lyx, större utrym -

RYMDSTATIONEN CORIOLIS UTFÄRDAD AV STIFTELSEN CC61€¦ · T V V V V V V T T T T T T T T T RT RT RT RT RT RT RT RT RT RT RT RT RT RT RT RT RT Spiran med sin lyx, större utrym -

Documents
Cygnus: GPU meets FPGA for HPC - RIKEN R-CCS · 2020. 2. 27. · FPGA-GPU DMA (FPGA ← GPU) FPGA-GPU DMA (FPGA → GPU) direction via CPU FPGA-GPU DMA GPU→FPGA 17 1.44 FPGA→GPU

Cygnus: GPU meets FPGA for HPC - RIKEN R-CCS · 2020. 2. 27. · FPGA-GPU DMA (FPGA ← GPU) FPGA-GPU DMA (FPGA → GPU) direction via CPU FPGA-GPU DMA GPU→FPGA 17 1.44 FPGA→GPU

Documents
RT MS Phonics Lesson 35

RT MS Phonics Lesson 35

Documents
Datenblatt Thermostate RT€¦ · RT 8 RT 12 RT 14 RT 26 RT 23 RT 15 RT 101 RT 106 RT 108 RT 107 RT 120 RT 123 RT 124 Thermostate mit Raumfühler, Kanalfühler und Kapillarrohrfühler-50

Datenblatt Thermostate RT€¦ · RT 8 RT 12 RT 14 RT 26 RT 23 RT 15 RT 101 RT 106 RT 108 RT 107 RT 120 RT 123 RT 124 Thermostate mit Raumfühler, Kanalfühler und Kapillarrohrfühler-50

Documents
AD-PROCYON - aandd.co.jp · PDF fileス行列、逆起電力、コギングトルクをテーブルから求め、fpgaに送信します。jmag rtモータモデルもfpga

AD-PROCYON - aandd.co.jp · PDF fileス行列、逆起電力、コギングトルクをテーブルから求め、fpgaに送信します。jmag rtモータモデルもfpga

Documents
FROM IMAGINATION - Real-Time simulation · PDF file... First generic power electronic simulation solver on FPGA 2008 RT-LAB BERTA Test Bench Real-Time 2008: the 1st annual OPAL-RT

FROM IMAGINATION - Real-Time simulation · PDF file... First generic power electronic simulation solver on FPGA 2008 RT-LAB BERTA Test Bench Real-Time 2008: the 1st annual OPAL-RT

Documents
基于 NI Linux RT+FPGA+Module 的国产化 RIO 开源解决方案

基于 NI Linux RT+FPGA+Module 的国产化 RIO 开源解决方案

Documents
HARDWARE-IN-THE-LOOP EXAMPLESAND …€¦ · COTS RT FPGA-based Solver: 1 µS → about 9 samples/period LB-LMC RT FPGA-based Solver : 50 nS→ about 180 samples/period About 50 meters

HARDWARE-IN-THE-LOOP EXAMPLESAND …€¦ · COTS RT FPGA-based Solver: 1 µS → about 9 samples/period LB-LMC RT FPGA-based Solver : 50 nS→ about 180 samples/period About 50 meters

Documents
Fpga 03-cpld-and-fpga

Fpga 03-cpld-and-fpga

Devices & Hardware
OPAL-RT Induction machine & power electronic test system on FPGA

OPAL-RT Induction machine & power electronic test system on FPGA

Technology
OP4520 FPGA Processor & I/O Expansion Unit - ECADtools · OP4520 FPGA Processor & I/O Expansion Unit ... with the ORION protocol developed by OPAL-RT The OP4520 is a compact device

OP4520 FPGA Processor & I/O Expansion Unit - ECADtools · OP4520 FPGA Processor & I/O Expansion Unit ... with the ORION protocol developed by OPAL-RT The OP4520 is a compact device

Documents
Lesson 6 Rt Procedures

Lesson 6 Rt Procedures

Technology
FPGA based system design Programmable logic. FPGA Introduction FPGA Architecture Advantages & History of FPGA FPGA-Based System Design Goals

FPGA based system design Programmable logic. FPGA Introduction FPGA Architecture Advantages & History of FPGA FPGA-Based System Design Goals

Documents
OP5707 - OPAL-RT · RT-LAB and HYPERSIM suites, RT-XSG support for custom FPGA applications High speed communication 16 x SFP socket, 1 to 5Gbps, duplex multi-mode optical fiber 50/125

OP5707 - OPAL-RT · RT-LAB and HYPERSIM suites, RT-XSG support for custom FPGA applications High speed communication 16 x SFP socket, 1 to 5Gbps, duplex multi-mode optical fiber 50/125

Documents
Custom Hardware- n-the- oop OPAL-RT Aerospace Test BenchOPAL-RT is the world leader in the development of PC/FPGA based Real-Time Digital Simulator, Hardware-In-the-Loop (HIL) testing

Custom Hardware- n-the- oop OPAL-RT Aerospace Test BenchOPAL-RT is the world leader in the development of PC/FPGA based Real-Time Digital Simulator, Hardware-In-the-Loop (HIL) testing

Documents
ADC-based Embedded RT Simulator for power converters implemented on FPGA

ADC-based Embedded RT Simulator for power converters implemented on FPGA

Documents
OPAL-RT Multi-System Expansion link · OPAL-RT Multi-System Expansion link (MuSE)1 is a fully integrated feature of OPAL-RT Software and FPGA solutions that facilitates management

OPAL-RT Multi-System Expansion link · OPAL-RT Multi-System Expansion link (MuSE)1 is a fully integrated feature of OPAL-RT Software and FPGA solutions that facilitates management

Documents
Folleto técnico Termostatos RT - files.danfoss.comfiles.danfoss.com/technicalinfo/dila/04/IC.PD.P10.1E.05_RT_MS_az.pdf · RT 3 RT 7 RT 8 RT 8L RT 9 RT 12 RT 13 RT 14 RT 14L ... RT

Folleto técnico Termostatos RT - files.danfoss.comfiles.danfoss.com/technicalinfo/dila/04/IC.PD.P10.1E.05_RT_MS_az.pdf · RT 3 RT 7 RT 8 RT 8L RT 9 RT 12 RT 13 RT 14 RT 14L ... RT

Documents
FPGA Lesson 3 (Host Interface)

FPGA Lesson 3 (Host Interface)

Documents
RT-4, RT-4A, RT-4N, RT-4AN, RT-5, RT-5N and RT-6 …guidelines.vancouver.ca/R012.pdf · City of Vancouver January 2018 RT 4, RT 4A, RT 4N, RT 4AN, RT 5, RT 5N and RT 6 Guidelines

RT-4, RT-4A, RT-4N, RT-4AN, RT-5, RT-5N and RT-6 …guidelines.vancouver.ca/R012.pdf · City of Vancouver January 2018 RT 4, RT 4A, RT 4N, RT 4AN, RT 5, RT 5N and RT 6 Guidelines

Documents
RT PolarFire® FPGA Lockstep Processor Application Note

RT PolarFire® FPGA Lockstep Processor Application Note

Documents
Pressure switch, Differential pressure switch, type RT · © danfoss | dcs (az) | 2018.10 rt 1 rt 1a rt 1al rt 5a rt 6w, rt 6b, rt 6s rt 6aw, rt 6ab, rt 6as rt 30aw, rt 30ab, rt 30as

Pressure switch, Differential pressure switch, type RT · © danfoss | dcs (az) | 2018.10 rt 1 rt 1a rt 1al rt 5a rt 6w, rt 6b, rt 6s rt 6aw, rt 6ab, rt 6as rt 30aw, rt 30ab, rt 30as

Documents
SAMPLE LESSON - School Specialtyeps.schoolspecialty.com/.../samples/2818m/ww3k_book7_lesson9.pdf · SAMPLE LESSON RT I WORDLY WISE 3OOO ® 3 ... 1. To thrive or prosper. ... It was

SAMPLE LESSON - School Specialtyeps.schoolspecialty.com/.../samples/2818m/ww3k_book7_lesson9.pdf · SAMPLE LESSON RT I WORDLY WISE 3OOO ® 3 ... 1. To thrive or prosper. ... It was

Documents
SAMPLE LESSON - School Specialty - EPS Literacy and ...eps.schoolspecialty.com/.../samples/1018m/pp_k-lesson_38.pdfSAMPLE LESSON RT I Level K: Lesson 38 Phonics PLUS K – Lesson 38

SAMPLE LESSON - School Specialty - EPS Literacy and ...eps.schoolspecialty.com/.../samples/1018m/pp_k-lesson_38.pdfSAMPLE LESSON RT I Level K: Lesson 38 Phonics PLUS K – Lesson 38

Documents