Embed Size (px)
Citation preview
©20
07 T
he M
athW
orks
, Inc
.
® ®
Hardware-Software Implementation With Model-Based Design
Sudhir SharmaProduct Manager,HDL Code Generation And VerificationThe MathWorks
2
® ®
Agenda
What is the System Design ChallengeSolutions for Embedded Software Development
Automatic Code GenerationVerification
Solutions for Hardware DevelopmentAutomatic Code GenerationVerification
3
® ®
System design to implementation gap
C
Algorithm and System DesignAlgorithm and System DesignAlgorithm and System Design
MCU DSP FPGA ASIC
HDL
4
® ®
Integrated Design Flow for Embedded Software and Hardware
Design, simulate, and validate system models and algorithms in MATLAB and Simulink
Automatically generate production software for embedded processors
Verify the software implementation against the system model
Verify the hardware implementation against the system model C
MATLAB® and Simulink®
Algorithm and System DesignMATLABMATLAB®® and Simulinkand Simulink®®
Algorithm and System DesignAlgorithm and System Design
Real-Time WorkshopEmbedded Coder,
Targets, Links
RealReal--Time WorkshopTime WorkshopEmbedded Coder,Embedded Coder,
Targets, LinksTargets, Links
Verif
y
Simulink HDL CoderCo-simulation links
Simulink HDL CoderSimulink HDL CoderCoCo--simulation linkssimulation links
MCU DSP FPGA ASIC
HDL
Generate
Verif
y
Generate
5
® ®
Case Study: Sobel Edge Detection Algorithm
6
® ®
Floating-Point System Specification
Start by developing a golden specification
7
® ®
Fixed-Point Modeling
Fixed-point model
Fixed-point model
Floating-point model
Floating-point model
8
® ®
Fixed-Point Modeling
Fixed-point model
Fixed-point model
Floating-point model
Floating-point model
9
® ®
Implementation on DSP, GPP, or an FPGA?
Fixed-point model
Fixed-point model
10
® ®
Agenda
What is the System Design ChallengeSolutions for Embedded Software Development
Automatic Code GenerationVerification
Solutions for Hardware DevelopmentAutomatic Code GenerationVerification
11
® ®
Fixed-point modelFixed-point model
Code generation options
and preferences
Code generation options
and preferences
Select target or flavor of generated code
Select target or flavor of generated code
Implementation on DSP and GPP
12
® ®
Build and executeAuto-generate ‘C’ and ASM
Integrate RTOS and scheduler
Create full CCS project
Invoke compiler, linker, and download code
Run on target
Profile code performance
System profiling includes entire DSP
application code
System profiling includes entire DSP
application code Subsystem profilingSubsystem profiling
Code Execution on Target and Profiling
13
® ®
Design Verification and Visualization:Simulink as verification test bench
Processor and hardware-in-the-loop testing, simulation,
visualization, and verification of embedded software with Simulink
Processor and hardware-in-the-loop testing, simulation,
visualization, and verification of embedded software with Simulink
Device or design under test (DUT)Device or design under test (DUT)
Simulink system design embedded on DSP
Simulink system design embedded on DSP
Simulink test benchSimulink test bench
14
® ®
Code GenerationReal Time Workshop – ANSI/ISO C code for rapid prototyping, accelerationReal Time Workshop Embedded Coder – Embedded deployment
LinksLink for Altium TASKING Link for Analog Devices VisualDSP++Link for TI Code Composer Studio
TargetsTarget for TI C6000 DSPTarget for TI C2000 DSPTarget for Infineon C166 MicrocontrollersTarget for Freescale MPC5xx Microcontrollers
New!
Review: Code Generation for Embedded Software
15
® ®
Agenda
What is the System Design ChallengeSolutions for Embedded Software Development
Automatic Code GenerationVerification
Solutions for Hardware DevelopmentAutomatic Code GenerationVerification
16
® ®
Code Generation for Hardware
Simulinkdata path
Stateflowcontrol logic
Generated Verilog codeSimulink HDL Coder
Correct-by-constructionVHDL and Verilog code
17
® ®
Fixed-point model
Fixed-point model
Floating-point model
Floating-point model
Hardware specific model
Hardware specific model
Fixed-Point Implementation on an FPGA
18
® ®
Design Space Exploration
SpeedHow fast can this design run?
AreaCan I use a smaller chip?
PowerCan I target a mobile device?
Implementation AlternativesSum & Product: Linear, Cascade, and TreeGain: Multiplier, CSD, Factored-CSDMinimum/Maximum: Tree and CascadeLookup Table: Inline or hierarchical
19
® ®
Select subsystem, target language, directory
Select subsystem, target language, directory
Select output optionsSelect output options
Check model for errorsCheck model for errors Generate HDL CodeGenerate HDL Code
Code Generation Options
20
® ®
Select reset andclock options
Select reset andclock options
Set language-specific options: input/output datatypes, timescale
directives, …
Set language-specific options: input/output datatypes, timescale
directives, …
More Code Generation Options
21
® ®
Self-checking HDL test bench compares Simulink results to HDL results
Self-checking HDL test bench compares Simulink results to HDL results
Generate HDL Test Bench
22
® ®
1
AutomaticHDL
AutomaticHDL
2
AutomaticHDL
AutomaticHDL
HandCustomized
HDL
HandCustomized
HDLCo-SimulateCo-Simulate
Reference code for HDL engineers
‘Correct-by-construction’Matches Fixed-Point System ModelFaster design implementationReduces verification burden
Benefits Include:
Automatic HDL Code Generation
Rapid FPGA implementation
23
® ®
Verification with system specification
Link for ModelSimLink for ModelSim
24
® ®
Promotes parallelism in design and verification tasksImproves focus on critical areas
Verify InterfacesVerify Interfaces
System metricsSystem metrics
Making full use of the system model
25
® ®
Promotes parallelism in design and verification tasksImproves focus on critical areasAccelerates verification at all levels
Making full use of the system model
26
® ®
Promotes parallelism in design and verification tasksImproves focus on critical areasAccelerates verification at all levelsSupports re-use and “what-if” scenarios
Making full use of the system model
27
® ®
Implementation on an FPGA
28
® ®
Review: Code Generation for Hardware
Code GenerationSimulink® HDL Coder – FPGA and ASIC deployment using VHDL and VerilogFilter Design HDL Coder – Filter implementation from MATLAB
LinksLink for Mentor ModelSimLink for Cadence® Incisive® New!
New!
29
® ®
C
MATLAB® and Simulink®
Algorithm and System DesignMATLABMATLAB®® and Simulinkand Simulink®®
Algorithm and System DesignAlgorithm and System Design
Real-Time WorkshopEmbedded Coder,
Targets, Links
RealReal--Time WorkshopTime WorkshopEmbedded Coder,Embedded Coder,
Targets, LinksTargets, Links
Verif
y
Simulink HDL CoderLink for ModelSim®
Link for Cadence® Incisive®
Simulink HDL CoderSimulink HDL CoderLink for ModelSimLink for ModelSim®®
Link for CadenceLink for Cadence®® IncisiveIncisive®®
MCU DSP FPGA ASIC
HDL
Generate
Verif
y
Generate
Design and verify software and hardwarefrom MATLAB and Simulink
Accelerate product development using Model-Based Design
Summary
