Upload
others
View
3
Download
0
Embed Size (px)
Citation preview
ELECTRONICS DIVISION TECHNICAL NOTE 195
IPG Continuum Data Collection SystemTim Weadon
8/29/03
The "LPG" Continuum System was designed and built in 1998 by Rick Fisher, RichLacasse, Dwayne Schiebel and Tim Weadon. Rick specified the system requirements,Rich designed and built the Filter Amplifier system. Dwayne designed and built theClock and Switching system and Tim designed and built and specified the computerassociated hardware and software. Figure 1 is an over-all block diagram of the system.
The Filter Amplifier has one S1VIA input and one BNC output. There are three low-passfilters one may choose. The single pole three throw switch (SP3T) allows the user toselect either a 50Hz, 500Hz or 5000Hz low-pass filter.
The Clock and Switching system inputs 4 differential signals and routes them, throughthe ribbon cable, to the computer AJD card. Only one signal was originally requested sothe system, presently, only supports one input on the first channel. This system hasthumb-wheel switches to set the hardware parameters "sample rate", "switch rate" and"cycles/integration".
The enable/stop switch arms and disarms the system from any spurious signalswhich could trigger a false start. The thumb-wheel switches should be set whenthis switch is in the stop position. Once the thumb-wheel switches are set, and thecomputer system is on and stable, this switch may be set to the enable position.When you wish to begin a new scan the enable/stop switch should be set to stop,the thumb-wheel switches should be set, then the enable/stop switch should be setto enable. The Switch Control LED and the Recording Data LED will be flashingwhen the clock and switching system is running.
The Clock and Switching system provide an interrupt to the computer A/D forwhen to sample the data. The computer provides the "go" signal to the Clock andSwitching system for when it is to start generating the clock and switchingsignals.
The Computer and associated hardware provide the user interface for collecting,documenting and analyzing the data. The user enters a filename and description of thedata. The number of samples to blank after each switch cycle, the sample rate, switchcycle and cycles/integration. The program generates two files. The first is filename.rfiand the second is filename.rf2. Filenamesfi contains the configuration data such assample rate, switch cycle, samples/integration, etc. Filenamesf2 contains the raw"streamed" data.
When setting up for a scan the user first sets the thumb-wheel switches andenables the Clock and Switching System. Provisions for reading the thumb-wheelswitches were not made or requested so the thumb-wheel positions should berepeated on the computer GUI panel. The total number of A/D conversions(samples) is determined from this data and is used by the program for when toquit sampling, so it is important to set the switches correctly or you will not knowhow many samples to wait for. Otherwise this data does not affect the collection
of the data but is used by the plotting and analysis software so it is stored for laterreference. The Scan Complete "LED" on the GUI screen will turn green when allthe data is collected. (If this LED turns green before the Clock and Switchingsystem LEDs stop switching or if it stays black after the Clock and Switchingsystem stops then you know your thumb-wheel switches do not match your GUIsettings.)
The GUI panel allows you to collect, load and plot / analyze data which has just beencollected or data which was collected sometime in the past. When you specify thefilename then press the "Read&Plot" or "Fold&Plot" or "EFf" switches the computerreads the associated filename and performs the appropriate analysis on the data. A pictureof the GUI panel is shown below in figure 2.
"Read&Plor allows the user to plot out all the data collected. The X-axis issample number and the Y-axis is the amplitude in volts."Fold&Plot" averages each "cycle" of data and plots one cycle of the average ofall the data."ITT" performs an FF1' on the data. The X-axis is Hz and the Y-Axis is power.The boxes labeled "SieRef', "Sig-Ref/Ref', "SIG" and "R.L.F" are theaccumulative counts of SIG and REF and the associated equation on that data. Itis only filled in when you do the scan, not during post processing.
Figure 2
Instructions to run the IPG RFI corn uter software. A endix A
1. Turn on the computer and associated equipment.2. Log on to the computer.3. Double click on the IPG RFI Test Software Icon.4. Click on the "File" button in the "fileRFF' box.5. Enter the filename you wish to store your data to or read data from.6. Fill in the descriptions entry.7. Set the thumb-wheel switches on the metal box beside the computer to the desired
settings and the "Enable/Stop" switch to "Enable".8. Set the Radio Buttons on the IPG RFI Panel to what you set the thumb-wheel
switches to.9. Press "SCAN" when you are ready to collect data. (Data is presently only
collected on input channel 0.)10. The Scan Complete light will be black during the scan and it will turn to green
when the scan is complete.11. The "Time Graph" will be plotted when the Scan is complete.12. The data is now in the file you selected in step 5 above.13. Press "Read&Plot" to read data from the file and plot it in the "Time Graph
Window".14. Press "Folt&Plot" to flod each cycle from the selected file into one cycle and plot
the resulting "average" cycle.15. Press "1-1,1 1" to run and plot the FFT on the data in the file selected.
InPP3PP3 PP3
LpOut In
LpOut In
-LpOut----0 VOUT
7
, *-
V o ( frt .rt
3
C, 0 337 6 —1
e) 3,
0
VA)6/7-(4 'n 40
P
4-{--) -7-- 10
d r
v7• a
ono
g‘d-,/6
UAF42 Filter Component Values
R 4se: Lowpass Topology: Inverting f-3dB : 50.00HzTypv.1 : Butterworth Order n : 6
Resistors : exact
Subckt fo Q fz RF1,2 RQ RG R2AC ext Rp Cp Rzl Rz2 Rz3 Ckt-gain
Sub PP3 50.00Hz 517.6m 3.183M 90.43k 50.00kCkt 1 1.000
Sub PP3 50.00Hz 707.1m 3.183M 44.59k 50.00kCkt 2 1.000
Sub PP3 50.00Hz 1.932 3.183M 10.43k 50.00kCkt 3 1.000
- - -
Filter Block Diagram
Subckt I Subckt 2 Subckt 3
Build this filter by connecting filter subcircuits in order as shownin the 'Filter Block Diagram' above. See Application Bulletin AB-035 fordetailed schematics of subcircuits. When no value is shown for a componentin the 'Filter Component Values' table, omit the component.
Passband gain : 1.00 V/V (0 dB)Max Input : 10.00 V (Vs=+-15V)
kt tiO ( lenm,,;)
0 OP Out
3/$.3k
FIF2
1413
0 HP Out
343 kFi
0 LP Out
Cl
I I1000pF
C2
II1000pF
36),Re
AN`
12
PP3
VIN
R1
50kf2
•••••■••■■.1
R4
50kf2
UAF42
NOTE: If RQ = 50k when using the PP3 subcircuit, you caneliminate the external 0-setting resistor by connecting R 3 as shownin Figure 98.
ep. y34
'77
R250k2
Re AFI
VIN O
RF2 C2A
II
12 13 14
A250kfl
F1450k1
-1AM
MA50kfi
C1
1000pF
C2
I I1000pF
UAF42
11
0 HP Out 0 BP Out 0 LP Out
CIA
I
.5.6 o a--
FIGURE 9A. PP3 Inverting Pole-Pair Subcircuit.
FIGURE 9B. Inverting Pole-Pair Subeircuit Using R3 to Eliminate External Q-Setting Resistor R.
InPP3PP3PP3V
LpOut----0 VOUT
LpOut In
LpOut In
UAF42 Filter Component Values
R. 4ase: Lowpass Topology: Inverting f-3dB : 500.0HzTy : Butterworth Order n : 6
Resistors : exact
Subckt fo Q fz RF1,2 RQ RG R2AC ext Rp Cp Rz1 Rz2 Rz3 Ckt-gain
Sub PP3 500.0Hz 517.6m 318.3k 90.43k 50.00kCkt 1 1.000
Sub PP3 500.0Hz 707.1m 318.3k 44.59k 50.00kCkt 2 ••••■• 1.000
Sub PP3 500.0Hz 1.932 318.3k 10.43k 50.00kCkt 3 1.000
Filter Block Diagram
Subckt 1 Subckt 2 Subckt 3
Build this filter by connecting filter subcircuits in order as shownin the 'Filter Block Diagram' above. See Application Bulletin AB-035 fordetailed schematics of subcircuits. When no value is shown for a componentin the 'Filter Component Values' table, omit the component.
Passband gain : 1.00 V/V (0 dB)Max Input : 10.00 V (Vs—F-15V)
14 1/4-r,Fre ((t) v Vo.
/ 0 0 o I i
4(6 0 — . '3 . 9 7 q to
‘6-4,o - difS-
, l_a_ _
.
, (0c1:: GO — 1, 6
zi 0 o — f 7 .11? . t El
e,c) —,9q 61-0 0
4. oto , so7a
. 0 a
, 0160
0,43 /041 0 —
13
0 LP Out
Ri
50kf/
C l C2
I1000pF 1000pF
A3
12
0 HP Out
31.5:3 icR
F 1
• - -M/L /1?('
0 BP Out1/.S3
RF2
14
8250kCi
UAF42
11NOTE: If Ro = 50kfi when using the PP3 subcircuit, you caneliminate the external 0-setting resistor by connecting R 3 as shownin Figure 9B,
PP3
VINO
93( %
13 14
R250k0
MA501(C2
Ci
I1000pF
C2
I I1000pF
R350k0
R4501(11\AM
CIA F2 C2A
II I
UAF4Z
11
0 HP Out 0 BP Out 0 LP Out
RG
VINO
12
.‘C) o +4 z_
FIGURE 9A. PP3 Inverting Pole-Pair Subcircuit.
FIGURE 9B. Inverting Pole-Pair Subcircuit Using R3 to Eliminate External Q-Setting Resistor R.
6
PP3PP3PP3
LpOut In
LpOut In
LpOut----0 VOUT
InVT" 0----
UAF42 Filter Component Values
IR' Npmse: Lowpass Topology: Inverting f-3dB : 5.000kHz, : Butterworth Order n : 6,Resistors : exact
Subckt fo Q fz RF1,2 RQ RG R2AC ext Rp Cp Rzl Rz2 Rz3 Ckt-gain
Sub PP3 5.000kHz 517.6m 31.83k 90.43k 50.00kCkt 1 1.000
Sub PP3 5.000kHz 707.1m 31.83k 44.59k 50.00k _
Ckt 2 1.000
Sub PP3 5.000kHz 1.932 31.83k 10.43k 50.00kCkt 3 1.000
Filter Block Diagram
Subckt 1 Subckt 2 Subckt 3
Build this filter by connecting filter subcircuits in order as shownin the 'Filter Block Diagram' above. See Application Bulletin AB-035 fordetailed schematics of subcircuits. When no value is shown for a componentin the 'Filter Component Values' table, omit the component.
Passband gain : 1.00 V/V (0 dB)Max Input : 10.00 V (Vs=+-15V)
,••■
1 R C fl .- )
, 0 66 '''/
L:-rt-AA--- Wc0
ipioafr-k
i
ief 0 0 a --- - e , 11 ci f? . 9 ‘4)
4,---ood_) - 0, ets"- Illn 7.0/ Go 0 ( 1111111M70o0 - /7 ....Mliggi
e‘)00 -,Pt-/ ingivoi6,„„It e (1';)
— 3o .61 :3 / . 0•&)/ 0 )i —34 , otc, , no
ST
A-1
80
0U
11
0 C
onnec
tors
J1 a
nd J
2
Pin
ass
ignm
ents
for
I/O
con
nect
ors
J1 a
nd J
2 of
the
ST
A48
00U
scr
ewte
rmin
al a
cces
sory
are
sho
wn
in F
igur
e B
-2.
(Use
r Co
mm
on M
ode)
LLC
M M
D -
01CH
OO
LO
or
CH08
HI
- 03
01-1
01 L
O o
r CH0
9 HI
- 05
CH02
LO
or
CH10
HI
- 07
CH03
LO
or
CH11
HI
- 09
CH04
LO
or
CH12
HI
- 11
CH05
LO
or
CH13
HI
- 13
CH06
LO
or
CH14
HI
- 15
CH07
LO
or
CH15
HI
- 17
OD
AC2
(Not
e 2)
- 19
OD
AC3
(Not
e 2)
- 2
1+
15 V
23
±15
V R
etur
n -
25D
GN
D 2
7D
I 1
-29
D13
- 31
DO
1 -
33D
O 3
-35
DO
STB
-37
TGO
UT
-39
MUX
03
- 41
MU
X 05
- 4
3M
UX
07 -
45
+5V
-47
D G
ND
- 4
9
•S
111
•1
.
•S
S •S
•0
S •
O0
•S
•11
1
S ▪•
••
▪11
11
•S
••
▪11
1
U
02 -
CHO
O H
I04
- C
H01
HI
06 C
H02
HI
08 -
CH
03 H
I10
- C
H04
HI
12 C
H05
HI
14 -
CH
06 H
I16
- C
H07
HI
18 -
LL
GN
O20
- O
DAC
O (
Not
e 1)
22 -
OD
AC1
(Not
e 1)
24 -
-15V
26 -
±15
V R
etur
n28
- G
EXT
30 -
DI
032
- D
I 2
34 D
O 0
36 D
O 2
38 -
XPC
LK40
- S
SHO
42 -
TG
IN44
- M
UX
0446
MU
X 0
648
- +
5 V
50
- D
GN
D
Not
es:
1 D
AS-
1701
ST-D
A, D
AS-
1702
ST-D
A, D
AS-
1702
HR
-DA
,D
AS
-170
1A0,
and
DA
S17
02A
0 bo
ards
onl
y2
DA
S-1
701S
T-D
A a
nd D
AS
-170
2ST
-0A
boa
rds
only
Fig
ure
B-2
. ST
A-1
800U
1/0
Con
nect
ors
J1 a
nd J
2