18
Lecture - ACA Advanced Computer Architecture (0630561) Lecture 4 Pipelining Processing Prof. Kasim M. Al-Aubidy Computer Eng. Dept.

Lecture 4 Pipelining Processing - Philadelphia University · ACA- Lecture Advanced Computer Architecture (0630561) Lecture 4 Pipelining Processing Prof. Kasim M. Al-Aubidy Computer

Embed Size (px)

Citation preview

Lecture٤-ACA١

Advanced Computer Architecture(0630561)

Lecture 4

Pipelining Processing

Prof. Kasim M. Al-AubidyComputer Eng. Dept.

Lecture٤-ACA٢

• A pipeline is a set of data processing elementsconnected in series, so that the output of oneelement is the input of the next one.

• The pipeline organization can be demonstratedby this simple example:

Lecture٤-ACA٣

Each clock produces new output and moves the data one step down the pipeline.When no more input data are available, the clock must continue until the lastoutput emerges out of the pipeline.

Lecture٤-ACA٤

Pipeline Logic:• A clock drives all the registers in the pipeline. This clock causes the

CLC output to be latched in the register which provides input to thenext stage, and thus making a start of new computation possible fornext stage.

• The maximum clock rate is decided by the time delay of the CLC inthe stage and the delay of the staging latch.

Lecture٤-ACA٥

• Each segment consists of CLC (Si) that performs a suboperation over the datastream flowing through the pipe.

• The segments are separated by registers (Ri) that hold the intermediate resultsbetween stages.

Lecture٤-ACA٦

Lecture٤-ACA٧

Lecture٤-ACA٨

Lecture٤-ACA٩

Lecture٤-ACA١٠

Lecture٤-ACA١١

Lecture٤-ACA١٢

Lecture٤-ACA١٣

Pipeline and Parallel Processors:

Example: R= ((X*Y)+Z)/MA vector machine program would be like that:

Lecture٤-ACA١٤

Steady-state Analysis of Pipelines:Let n= # of stages.

m= # of tasks run on the pipeline

• Efficiency (e): is the ratio of theenergy used in doing the work and thetotal energy supplied.

When n>>m, then e tends to be m/n.

When m>>n, then e tends to be1.

When n=m, then e is 0.5

Lecture٤-ACA١٥

Steady-state Analysis of Pipelines:Let n= # of stages.

m= # of tasks run on the pipeline

Speedup (S): is the ratio of the time takenby the nonpipelined architecture to thetime taken by the pipeline.

When n>>m, then S tends to be m.

When m>>n, then S tends to be n.

When n=m, then S is n/m

Lecture٤-ACA١٦

Steady-state Analysis of Pipelines:Let n= # of stages.

m= # of tasks run on the pipeline

Throughput (Q): is defined as the numberof tasks completed per unit amount oftime.

When n>>m, then Q tends to be m/(n.t)

When m>>n, then Q tends to be1/t.

When n=m, then Q is 0.5/t

Lecture٤-ACA١٧

Processor Design: Pipeline

Lecture٤-ACA١٨