21
September 1999 1 Simone Buso - University of Padova - Lesson 2 Lesson Lesson 2 2 Digital Digital Control of Three Control of Three- Phase Phase DC/AC DC/AC Converters Converters: Space Space Vector Vector Modulation Modulation September 1999 2 Simone Buso - University of Padova - Lesson 2 Voltage Space Voltage Space Vector Vector Modulation Modulation A three three- phase phase inverter inverter can generate can generate three three independent two independent two-level level phase voltages phase voltages. Eight Eight different instantaneous different instantaneous inverter inverter configurations configurations (states states) are are available available. By suitably By suitably switching switching ( ( modulation strategy modulation strategy) among these states it is possible among these states it is possible to to generate generate any triplet any triplet of of average average phase voltages phase voltages V 1avg 1avg , V 2avg 2avg , V , V 3avg 3avg ranging from ranging from +E/2 +E/2 to to -E/2, -E/2, where where E is the is the DC link DC link voltage voltage.

Lesson 2 Digital Control of Three-Phase DC/AC …antenor/pdffiles/lez2.pdfSeptember 1999 Simone Buso - University of Padova - Lesson 2 1 Lesson 2 Digital Control of Three-Phase DC/AC

Embed Size (px)

Citation preview

September 1999 1Simone Buso - University of Padova - Lesson 2

LessonLesson 2 2

DigitalDigital Control of Three Control of Three--PhasePhase DC/AC DC/ACConvertersConverters:: Space Space Vector Vector Modulation Modulation

September 1999 2Simone Buso - University of Padova - Lesson 2

Voltage SpaceVoltage Space Vector Vector Modulation Modulation

•• AA threethree--phasephase inverter inverter can generate can generate threethreeindependent twoindependent two--levellevel phase voltages phase voltages..

•• EightEight different instantaneous different instantaneous inverter inverterconfigurationsconfigurations ((statesstates)) are are available available..

•• By suitably By suitably switchingswitching ( (modulation strategymodulation strategy))among these states it is possibleamong these states it is possible to to generate generateany tripletany triplet of of averageaverage phase voltages phase voltages VV1avg1avg,,VV2avg2avg, V, V3avg3avg ranging from ranging from +E/2 +E/2 toto -E/2, -E/2, where whereEE is the is the DC link DC link voltage voltage..

September 1999 3Simone Buso - University of Padova - Lesson 2

•• When the load is connected with When the load is connected with insulatedinsulatedneutral,neutral, it is only sensitive it is only sensitive toto line line-to--to-linelinevoltagesvoltages.. The The neutralneutral voltage voltage doesn’t have doesn’t have anyanyeffect on iteffect on it..

•• Any voltage tripletAny voltage triplet can be schematically can be schematicallyrepresentedrepresented as as a vectora vector laying on laying on a plane a plane ( (bibi--dimensionaldimensional representation representation). In general,). In general, the theinformation about information about the value of thethe value of theinstantaneousinstantaneous neutral neutral voltage voltage ( (the thirdthe thirddimensiondimension!)!) cannot be represented and cannot be represented and getsgetslostlost..

Voltage SpaceVoltage Space Vector Vector Modulation Modulation

September 1999 4Simone Buso - University of Padova - Lesson 2

-E+

v1 v2 v3

Voltage SpaceVoltage Space Vector Vector Modulation Modulation

ThreeThree--phase Voltage Sourcephase Voltage Source Inverter Inverter

September 1999 5Simone Buso - University of Padova - Lesson 2

Voltage SpaceVoltage Space Vector Vector Modulation ModulationThe The voltagevoltage vector vector representing the triplet representing the triplet vv11,,vv22, v, v33,, can be drawn by can be drawn by summingsumming three vectorsthree vectors((lenghtlenght proportional proportional to to amplitude)amplitude) directed directed as asthreethree 120°120° shifted shifted axesaxes (a, b, c). (a, b, c).

V1

V2

V3

V

a

c

b

V3

V2V1

September 1999 6Simone Buso - University of Padova - Lesson 2

Voltage SpaceVoltage Space Vector Vector Modulation Modulation

We therefore definedWe therefore defined a a

DirectDirect Vector Vector Transformation Transformation

between the tripletbetween the triplet vv11, v, v22, v, v33,, and and vector vector V.V.A similarA similar transformation can be defined transformation can be defined for forinverterinverter currents currents .... ....

September 1999 7Simone Buso - University of Padova - Lesson 2

Vαα

Vββ

V1V2

V3

V

ββ

αα( )

V VV V

V V V

α

β

= − −

= −

12 3

2 3

2 2

32

Voltage SpaceVoltage Space Vector Vector Modulation Modulation

The direct transformation can be The direct transformation can be analyticallyanalyticallyformulatedformulated referring referring to a to a couple of orthogonalcouple of orthogonalaxesaxes αααα and and ββββ ( (αααα usually coincident with axis usually coincident with axis a). a).

September 1999 8Simone Buso - University of Padova - Lesson 2

V1V2

V3V

a

b

c

2/3 VV V

V VV

V VV

1

2

3

2323

32 2

23

32 2

=

= −

= − −

α

βα

βα

Voltage SpaceVoltage Space Vector Vector Modulation Modulation

The The reversereverse vector vector transformation transformation can be can beachieved starting fromachieved starting from a a 2/3 V2/3 V long long vector vector and andprojecting it on the three axesprojecting it on the three axes a, b, c. a, b, c.

September 1999 9Simone Buso - University of Padova - Lesson 2

Voltage SpaceVoltage Space Vector Vector Modulation Modulation

TheThe inverterinverter states states can also be representedcan also be represented as asvoltage vectorsvoltage vectors. . AsAs an example an example::

-E+

100VV1V2V3

101V

110V010V

011V

001V

StateState 100: 100: VV11=E=E VV22=0=0 VV33=0=0

September 1999 10Simone Buso - University of Padova - Lesson 2

Voltage SpaceVoltage Space Vector Vector Modulation Modulation

TheThe zero vector zero vector can be generated in can be generated in twotwoequivalent waysequivalent ways::

-E+ 111VV1

V2V3

but alsobut also ... ...

StateState 111: 111: VV11=E=E VV22=E=E VV33=E=E

September 1999 11Simone Buso - University of Padova - Lesson 2

StateState 000: 000: VV11=0=0 VV22=0=0 VV33=0=0

-E+

000V

V1V2V3

Voltage SpaceVoltage Space Vector Vector Modulation Modulation

September 1999 12Simone Buso - University of Padova - Lesson 2

•• SpaceSpace Vector Vector Modulation Modulation (SVM) (SVM) is isperformed by performed by generatinggenerating,, within the within theswitching periodswitching period, , aa sequence of different sequence of differentinverterinverter states states..

•• The sequence normally consists of The sequence normally consists of threethreevectorsvectors,, one of which is the one of which is the zero vector.zero vector.

•• The The durationsdurations of the three of the three inverter inverter statesstateshavehave to to satisfy the following satisfy the following constraintconstraint::

δδδδ11++δδδδ22++δδδδ33=1=1

where where δδδδii is the is the dutyduty--cyclecycle on phase on phase i.i.

Voltage SpaceVoltage Space Vector Vector Modulation Modulation

September 1999 13Simone Buso - University of Padova - Lesson 2

V100

V110V*

V111

Voltage SpaceVoltage Space Vector Vector Modulation Modulation

•• ToTo generate generate a a triplet tripletVV1avg1avg, V, V2avg2avg, V, V3avg3avg((average voltagesaverage voltages)) in in a aswitching periodswitching period, , vectorvectorV*,V*, the the transformationtransformation of ofthe tripletthe triplet,, is considered is considered..

•• The The two adjacent vectorstwo adjacent vectorsandand a a zero vectorzero vector are areapplied successivelyapplied successively..

September 1999 14Simone Buso - University of Padova - Lesson 2

V110δδ1

V100δδ2

V*

V100

V110

V111δδ3

Voltage SpaceVoltage Space Vector Vector Modulation Modulation

•• The The projectionsprojections of of V* V*on the adjacenton the adjacentvectorsvectors determine determine the therespective respective dutyduty--cyclescycles..

•• TheThe zero vectorzero vector duty duty--cycle is cycle is determineddeterminedfrom the relationfrom the relation::

δδδδ11++δδδδ22++δδδδ33=1,=1,if possibleif possible..

September 1999 15Simone Buso - University of Padova - Lesson 2

•• VectorsVectors V*V* which can which canbe generated with thisbe generated with thistechniquetechnique are are the theones ones included in theincluded in thehexagonhexagon [1]. [1].

•• It is possibleIt is possible to to selectselectdifferent ordersdifferent orders of ofapplicationapplication for for the thethree vectorsthree vectors..

V100

V110V*

V111

Voltage SpaceVoltage Space Vector Vector Modulation Modulation

September 1999 16Simone Buso - University of Padova - Lesson 2

V100 V110 V111 V100 V110 V111

V1

V2

V3

δ3Tδ1Tδ2T

T T

E

E

E

δ3Tδ1Tδ2T

Voltage SpaceVoltage Space Vector Vector Modulation Modulation

AA possiblepossible vector vector sequencesequence:: we can we can do do better better than thatthan that ... ...

September 1999 17Simone Buso - University of Padova - Lesson 2

δ 2T111V100 V110 V111 V 100V110 V

V1

V2

V3

δ3Tδ 1Tδ 2T

T T

E

E

E

δ3T δ 1T

Voltage SpaceVoltage Space Vector Vector Modulation Modulation

This choice reduces the This choice reduces the number of switchingsnumber of switchings

September 1999 18Simone Buso - University of Padova - Lesson 2

Voltage SpaceVoltage Space Vector Vector Modulation Modulation

δ2T

V100 V110 V111 100V110 V

V1

V2

V3

δ3Tδ1Tδ2T

T T

E

E

E

δ1T000V

δ3 T/2000V

δ3T/2

This choiceThis choice minimizes minimizes the the current ripple’scurrent ripple’s amplitude amplitude

September 1999 19Simone Buso - University of Padova - Lesson 2

Voltage SpaceVoltage Space Vector Vector Modulation Modulation

•• The effect of the last strategy isThe effect of the last strategy is to to achieve achievecentered voltagecentered voltage pulses. pulses. This is the same This is the sameeffect achieved witheffect achieved with a a conventional sine conventional sine--triangle modulator havingtriangle modulator having a a 2T2T period period..

•• The difference is in the dutyThe difference is in the duty--cycles achievedcycles achievedcycle by cyclecycle by cycle.. With With vector vector modulation an modulation aninherent third harmonic injectioninherent third harmonic injection is isimplementedimplemented ( (thethe base base vectors vectors dodo not lay not lay on onthethe αααα, , ββββ plane).plane).

•• This allows the This allows the maximummaximum modulationmodulation indexindextoto be be equal equal to 1.15. to 1.15.

September 1999 20Simone Buso - University of Padova - Lesson 2

V *3V *1 V *2

VV1010

VV2020

VV3030

VV10avg10avg

VV20avg20avg

VV30avg30avg

EE

00

EE

00

EE

00

+A+A

- A- A

SineSine--triangle modulationtriangle modulationVoltage SpaceVoltage Space Vector Vector Modulation Modulation

September 1999 21Simone Buso - University of Padova - Lesson 2

V 23 V 12

V10

V 31

V 30

V 20

V N0

V N0

V N0

NeutralNeutral Voltage Variation Voltage VariationVoltage SpaceVoltage Space Vector Vector Modulation Modulation

September 1999 22Simone Buso - University of Padova - Lesson 2

Third Harmonic InjectionThird Harmonic InjectionVoltage SpaceVoltage Space Vector Vector Modulation Modulation

V 10

V 23 V 12 V 31

V 30

V 20

V N0

September 1999 23Simone Buso - University of Padova - Lesson 2

V10

VN0

E 1.15 E

E/2

0

Voltage SpaceVoltage Space Vector Vector Modulation ModulationThird Harmonic InjectionThird Harmonic Injection

September 1999 24Simone Buso - University of Padova - Lesson 2

Voltage SpaceVoltage Space Vector Vector Modulation Modulation

•• By By explicitly calculatingexplicitly calculating [2] [2] the instantaneous the instantaneousdutyduty--cyclescycles for pulse for pulse centered space centered space vector vectormodulation strategymodulation strategy,, it can be demonstrated it can be demonstratedthat the that the process is equivalentprocess is equivalent to to conventional conventionalmodulation wheremodulation where to to all dutyall duty--cyclecycle a a common commoncomponent is addedcomponent is added,, which is equal which is equal to: to:

-0.5-0.5⋅⋅⋅⋅[[ max max((δδδδ11, , δδδδ22, , δδδδ33) + min() + min(δδδδ11,,δδδδ22,,δδδδ33) ].) ].

•• The waveform correspondingThe waveform corresponding to to the above the aboverelation relation is very closeis very close to a to a sinusoidal third sinusoidal thirdharmonicharmonic.. This also allows the This also allows the maximummaximummodulationmodulation indexindex toto be be equal equal to 1.15. to 1.15.

September 1999 25Simone Buso - University of Padova - Lesson 2

Voltage SpaceVoltage Space Vector Vector Modulation Modulation

•• Another Another widely adoptedwidely adopted modulation strategy is modulation strategy isthe sothe so--calledcalled flat flat--toptop..

•• AA variable variable common componentcommon component is added is added to to each eachdutyduty--cycle so that cycle so that the modulation requires onlythe modulation requires onlytwo phasestwo phases for for each each 60°60° interval of the interval of thefundamentalfundamental period period,, while while the third is not usedthe third is not used(no(no switchings take place switchings take place).).

•• The trick isThe trick is to to saturatesaturate the the maximummaximum ( (ororminimumminimum)) dutyduty--cycle cycle inin every every swichingswiching period period..

•• This also allows the This also allows the maximummaximum modulationmodulation indexindextoto be be equal equal to 1.15. to 1.15.

September 1999 26Simone Buso - University of Padova - Lesson 2

FlatFlat--toptopVoltage SpaceVoltage Space Vector Vector Modulation Modulation

VN0

V10

V23 V12 V31

V30

V20

+2E

+2E

+2E

+2E

0

0

0

0

September 1999 27Simone Buso - University of Padova - Lesson 2

V102E

V10avg

0

Instantaneous and average phase voltage withInstantaneous and average phase voltage withflatflat--top modulationtop modulation.. Each phase switches only Each phase switches onlyinin 2/32/3 of the of the fundamental fundamental period period..

Voltage SpaceVoltage Space Vector Vector Modulation Modulation

September 1999 28Simone Buso - University of Padova - Lesson 2

SummingSumming to to each duty each duty--cycle cycle the same commonthe same commoncomponentcomponent,, constant or variable constant or variable::

•• the the instantaneousinstantaneous phase voltages phase voltages changechange;;

•• the the average phaseaverage phase to neutral to neutral voltages voltages changechangeaccordinglyaccordingly;;

•• the average the average phasephase to to phase voltages phase voltages do do notnotchangechange;;

•• if theif the neutral neutral wire is wire is insulatedinsulated,, the the voltage onvoltage onthe loadthe load (Y) (Y) doesdoes not not changechange..

Voltage SpaceVoltage Space Vector Vector Modulation Modulation

September 1999 29Simone Buso - University of Padova - Lesson 2

Voltage SpaceVoltage Space Vector Vector Modulation Modulation

•• The calculations neededThe calculations needed to to implement the implement theSVMSVM concept concept are are very effectivelyvery effectively performed performedby means of by means of µµµµC and DSP’sC and DSP’s..

•• TheThe pulsepulse generation strategy generation strategy adopted by adopted bythe the embeddedembedded PWM PWM modulators modulators is normally is normallythe one correspondingthe one corresponding to to minimum rippleminimum ripple..

•• TheThe SVM SVM strategy is strategy is very widely usedvery widely used in inmodern modern digitally controlleddigitally controlled three three--phasephaseVSI’sVSI’s..

September 1999 30Simone Buso - University of Padova - Lesson 2

DigitalDigital Implementation of Implementation of SVM SVMModern Modern µµµµC’sC’s and also and also some some DSP’s DSP’s greatlygreatlysimplify simplify the implementation ofthe implementation of SVM: SVM:

•• thethe PWM PWM units units automaticallyautomatically centre centre thethepulsespulses within the modulation period within the modulation period;;

•• the the dutyduty--cycles havecycles have to to be provided be provided to to the thePWMPWM unit unit byby a a suitable algorithm suitable algorithm;;

•• the the direct implementation of Spacedirect implementation of Space Vector VectorModulationModulation including including αααα, , ββββ transformtransform is often is oftenthe preferred choicethe preferred choice;;

•• sometimes sometimes postpost--processingprocessing of the of the dutyduty--cycles cycles can be adoptedcan be adopted..

September 1999 31Simone Buso - University of Padova - Lesson 2

DigitalDigital Implementation of Implementation of SVM SVM

SVMSVM is normally the is normally the inner routineinner routine in the in the digital digitalcontrol ofcontrol of a VSI; a VSI; external currentexternal current loops typically loops typicallyprovide the provide the setset--pointpoint for for the modulator the modulator::

•• in thein the a, b, ca, b, c fixed reference fixed reference frameframe ( (the the threethreedutyduty--cyclescycles are are given given););

•• in thein the α,α,α,α, ββββ fixed reference frame fixed reference frame ((bibi-dimensional-dimensionalcontrolcontrol:: the average the average voltagevoltage vector vector components componentsareare given given););

InIn the the formerformer case case the the dutyduty--cyclescycles can be can be modifiedmodifiedby by injectinginjecting a a third harmonic third harmonic component component.. The The latterlattercasecase is suited is suited for for directdirect SVM SVM implementation implementation..

September 1999 32Simone Buso - University of Padova - Lesson 2

Direct Implementation ofDirect Implementation of SVM SVM

•• Given theGiven the αααα, , ββββ components components of the set of the set--pointpoint V*,V*,thethe digital digital modulator has modulator has to compute to compute the theprojections of the referenceprojections of the reference vector V* vector V* on the on theadjacentadjacent inverter inverter states states..

•• IfIf a a floating point processor floating point processor is availableis available,, this is this isnotnot a a problem problem.. If this is not the If this is not the case, a case, a lot of lot ofdifferent algorithmsdifferent algorithms can be applied can be applied. An. Anexampleexample of of SVMSVM algorithm algorithm is reported in is reported in [3].[3].

•• Another example is described in the followingAnother example is described in the following..

September 1999 33Simone Buso - University of Padova - Lesson 2

Direct Implementation ofDirect Implementation of SVM SVMZZ1y1y

ZZ1x1x

ZZ2x2xZZ2y2y

ZZ3y3y

ZZ3x3x

{{αααα, , ββββ} } →→→→ { {ZZixix,, Z Ziyiy} }

M1

113

023

==−−

M2

113

113

==−−

M3

023

113

==−− −−

September 1999 34Simone Buso - University of Padova - Lesson 2

Direct Implementation ofDirect Implementation of SVM SVM

•• SomeSome regularitiesregularities in the transform matrixes in the transform matrixes M Miican be can be exploitedexploited to to rapidly calculate the Zrapidly calculate the Zixix,y,ycomponents of the voltagecomponents of the voltage vector V*: vector V*:

tmptmp = V*= V*β β β β // sqrt sqrt(3);(3);ZZ1x1x = V*= V*αααα - - tmp tmp;;ZZ2y2y = - Z= - Z1x1x;;ZZ1y1y = 2= 2 ⋅⋅⋅⋅tmptmp;;ZZ3x3x = Z= Z1y1y;;ZZ2x2x = V*= V*αααα + + tmp tmp;;ZZ3y3y = - Z= - Z2x2x;;

September 1999 35Simone Buso - University of Padova - Lesson 2

Direct Implementation ofDirect Implementation of SVM SVM

•• Once theOnce the Z Zixix,y,y components of the voltage components of the voltage vector vectorV* areV* are known it is easy known it is easy to determine to determine the the sector sectorV*V* lieslies in in,, e.g.: e.g.:

Z Z1x 1x ⋅⋅⋅⋅ ZZ1y 1y < 0 ?< 0 ? yesyes no no

ZZ2x2x ⋅⋅⋅⋅ Z Z2y2y < 0 ? < 0 ? ZZ1x1x > 0 ? > 0 ? yes yes nono yesyes nono

ZZ3x3x ⋅⋅⋅⋅ Z Z3y 3y < 0 ?< 0 ? ZZ2x2x > 0 ? > 0 ? 1st 1st 4th4th ... ... yesyes no no

... ... 2nd2nd 5th 5th

September 1999 36Simone Buso - University of Padova - Lesson 2

Direct Implementation ofDirect Implementation of SVM SVM

•• Given the sectorGiven the sector,, it is immediate it is immediate to determine to determine which whichinverterinverter voltage vectors voltage vectors have have to to be generated and be generated andconsequently the consequently the required switching sequencerequired switching sequence..

•• The durationsThe durations of the two required of the two required inverter inverter states states V V11andand V V22 are are proportionalproportional toto the the ZZixix and Z and Ziyiycomponentscomponents of the average of the average vector V* vector V* respectively respectively..

•• AccordingAccording to to what was previously explained what was previously explained,, the thezero vector Vzero vector V00 duration is given by the following duration is given by the following::

TT11+T+T22+T+T00=T,=T,unless unless saturation occurssaturation occurs..

September 1999 37Simone Buso - University of Padova - Lesson 2

Direct Implementation ofDirect Implementation of SVM SVM

•• InIn the presence the presence of saturation of saturation, , i. e.i. e. when the required when the requiredaverage voltageaverage voltage vector V* lies vector V* lies outside the hexagon outside the hexagon,,different strategies different strategies can be adoptedcan be adopted..

•• AA possibility is possibility is to to reducereduce the voltage the voltage vector vector V*V*amplitude,amplitude, while while keeping its phasekeeping its phase,, so so as to as to put it put iton the on the hexagon borderhexagon border..

V* V*sat•• This well exploits theThis well exploits the

inverterinverter capability capability and andis easyis easy to to implement implement::

TTisatisat = T = T ⋅⋅⋅⋅ T Tii/(T/(T11+T+T22), i = 1, 2), i = 1, 2

!!

September 1999 38Simone Buso - University of Padova - Lesson 2

Direct Implementation ofDirect Implementation of SVM SVM

•• AA rough rough alternative whichalternative which doesdoes not not require requiretroublesome calculationstroublesome calculations,, is is toto reduce reduce the smallerthe smallervectorvector component component enough enough to to put the put the vector vector on the on thehexagon borderhexagon border::

V*

V*sat

•• This solution implies anThis solution implies anunavoidableunavoidable errorerror both in both inthethe amplitudeamplitude and in theand in thephasephase of the generated of the generatedvector.vector.

September 1999 39Simone Buso - University of Padova - Lesson 2

Direct Implementation ofDirect Implementation of SVM SVM•• If If deep saturationdeep saturation occurs occurs, i. e., i. e. at least at least one of theone of the

two componentstwo components V Vii of of vector V* vector V* is is,, by itself by itself,,outsideoutside the hexagon the hexagon,, another saturation strategyanother saturation strategyis normally adoptedis normally adopted..

•• The The nearestnearest inverter inverter state state is steadily generated is steadily generatedforfor the the completecomplete switching period switching period T. T.

•• This leads theThis leads the converter to converter to sixsix--step mode ofstep mode ofoperationoperation..

•• InIn the the SVM SVM algorithm the transition algorithm the transition from lightfrom lightsaturationsaturation to to deep saturation deep saturation can be suitably can be suitablymanagedmanaged

September 1999 40Simone Buso - University of Padova - Lesson 2

Direct Implementation ofDirect Implementation of SVM SVM

Light saturation areasLight saturation areas

Deep saturationDeep saturationareasareas,, extending also extending alsooutside theoutside the circlecircle

September 1999 41Simone Buso - University of Padova - Lesson 2

FinalFinal Remarks Remarks

•• SVMSVM is is very commonlyvery commonly adopted in modern adopted in modern digital digitalcontrol of power converterscontrol of power converters ( (especially in especially in drivedriveapplicationsapplications).).

•• The The implementation ofimplementation of SVM SVM by means of by means of µµµµC’sC’s or orDSP’sDSP’s is is easyeasy to to achieve achieve both directly both directly ( (if theif therequired required computational power is availablecomputational power is available)) and andindirectlyindirectly,, by by postpost--processing the phase dutyprocessing the phase duty--cyclescycles with with a a suitable harmonic injection suitable harmonic injection..

•• InIn any any case, case, converterconverter saturation must be saturation must beconsidered and suitably dealt withconsidered and suitably dealt with..

September 1999 42Simone Buso - University of Padova - Lesson 2

ReferencesReferences

[1][1] J.J. Holtz Holtz, W., W. Lotzkat Lotzkat, A., A. Khambadkone Khambadkone, , ““On Continuous Control ofOn Continuous Control ofPWMPWM Inverters in the Overmodulation Inverters in the Overmodulation Range Range Including the Six Including the Six--StepStepModeMode““,, International Conference on International Conference on Industrial Industrial Electronics Control Electronics Control

and Instrumentationand Instrumentation (IECON), 1992, (IECON), 1992, pp pp. 307-312.. 307-312.[2] H. W.[2] H. W. Van Van Der Der Broeck Broeck, H. C., H. C. Skudenly Skudenly, G. V., G. V. Stanke Stanke, , ““Analysis andAnalysis and

Realization ofRealization of a a Pulsewidth Modulator Based on Voltage Space Pulsewidth Modulator Based on Voltage SpaceVectorsVectors“,“, IEEE IEEE Trans Trans.. on Industry Applications on Industry Applications,, Vol Vol. 24, No. 1,. 24, No. 1,JanJan//FebFeb, 1988,, 1988, pp pp. 142-150.. 142-150.

[3][3] Zhenyu YuZhenyu Yu , , ““SpaceSpace-Vector PWM-Vector PWM With With TMS320C24x/F24x TMS320C24x/F24x Using Using

HardwareHardware and and Software Software Determined Switching Patterns Determined Switching Patterns”,”,Application ReportApplication Report SPRA524, Texas SPRA524, Texas Instruments Instruments..