Upload
others
View
5
Download
0
Embed Size (px)
Citation preview
MCP6566/6R/6U/7/91.8V Low-Power Open-Drain Output Comparator
Features• Propagation Delay at 1.8 VDD:
- 56 ns (typical) high-to-low• Low Quiescent Current: 100 µA (typical)• Input Offset Voltage: ±3 mV (typical)• Rail-to-Rail Input: VSS – 0.3V to VDD + 0.3V• Open-Drain Output• Wide Supply Voltage Range: 1.8V to 5.5V• Available in Single, Dual and Quad• Packages: SC70, SOT-23, SOIC, MSOP, TSSOP
Typical Applications• Laptop Computers• Mobile Phones• Handheld Electronics• RC Timers• Alarm and Monitoring Circuits• Window Comparators• Multivibrators
Design Aids• Microchip Advanced Part Selector (MAPS)• Analog Demonstration and Evaluation Boards• Application Notes• SPICE Macro Model
Related Device• Push-Pull Output: MCP6561/1R/1U/2/4
Typical Application Circuit
DescriptionThe Microchip MCP6566/6R/6U/7/9 family of open-drain output comparators is offered in single, dual andquad configurations.These comparators are optimized for low-power 1.8V,single-supply applications with greater than rail-to-railinput operation. The internal input hysteresis eliminatesoutput switching due to internal input noise voltage,reducing current draw.The open-drain output of the MCP6566/6R/6U/7/9family requires a pull-up resistor. It supports pull-upvoltages that are above and below VDD, which can beused to level shift. The output toggle frequency canreach a typical 4 MHz (typical) while limiting supplycurrent surges and dynamic power consumption duringswitching.This family operates with a single-supply voltage of 1.8Vto 5.5V while drawing less than 100 µA/comparator ofquiescent current (typical).
Package Types
VIN
VOUT
+5 VDD
R2
RFR3
VDD
+3 VPU
MCP656X
–
+
MCP6567
+INA-INA
VSS
1234
8765
OUTA VDD
OUTB-INB+INB
MCP6569
+INA-INA
VSS
1234
14131211
OUTA
VDD
OUTD-IND+IND
1098
567OUTB
-INB+INB +INC
-INCOUTC
5
4
MCP6566
123
5
4
MCP6566R
123
+INVSS
OUT
-IN
VDD
+INVDD
OUT
-IN
VSS
5-Lead SOT-23, SC70 8-Lead SOIC, MSOP
5-Lead SOT-23 14-Lead SOIC, TSSOP
4
1
2
3
5
5-Lead SOT-23
VSS
VIN+
VIN-
VDD
OUT
MCP6566U
+ –+ –
+ –
+–+– + –
+– + –
+–
2009-2020 Microchip Technology Inc. DS20002143G-page 1
MCP6566/6R/6U/7/9
NOTES:DS20002143G-page 2 2009-2020 Microchip Technology Inc.
MCP6566/6R/6U/7/9
1.0 ELECTRICALCHARACTERISTICS1.1 Absolute Maximum Ratings†VDD – VSS ........................................................................6.5VOpen-Drain Output.............................................. VSS + 10.5VAll Other Inputs and Outputs.......... VSS – 0.3V to VDD + 0.3VAnalog Input (VIN)†† ...................... VSS – 1.0V to VDD + 1.0VDifference Input voltage ...................................... |VDD – VSS|Output Short-Circuit Current ......................................±25 mACurrent at Input Pins ....................................................±2 mACurrent at Output and Supply Pins ............................±50 mAStorage Temperature ....................................-65°C to +150°CAmbient Temperature with Power Applied.......-40°C to +125°CJunction Temperature .................................................+150°CESD Protection on All Pins (HBM/MM) 4 kV/300V
† Notice: Stresses above those listed under “Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
†† See Section 4.1.2 “Input Voltage and Current Limits”.
DC CHARACTERISTICSElectrical Characteristics: Unless otherwise indicated: VDD = +1.8V to +5.5V, VSS = GND, TA = +25°C, VIN+ = VDD/2, VIN- = VSS and RPULL_UP = 20 k to VPU = VDD (see Figure 1-1).
Parameters Symbol Min Typ Max Units Conditions
Power SupplySupply Voltage VDD 1.8 — 5.5 VQuiescent Current per Comparator IQ 60 100 130 µA IOUT = 0Power Supply Rejection Ratio PSRR 63 70 — dB VCM = VSS
InputInput Offset Voltage VOS -10 3 +10 mV VCM = VSS (Note 1)Input Offset Drift VOS/T — 2 — µV/°C VCM = VSS
Input Offset Current IOS — 1 — pA VCM = VSS
Input Bias Current IB — 1 — pA TA = +25°C, VIN- = VDD/2— 60 — pA TA = +85°C, VIN- = VDD/2— 1500 5000 pA TA = +125°C, VIN- = VDD/2
Input Hysteresis Voltage VHYST 1.0 — 5.0 mV VCM = VSS (Notes 1, 2)Input Hysteresis Linear Temp. Co. TC1 — 10 — µV/°CInput Hysteresis Quadratic Temp. Co. TC2 — 0.3 — µV/°C2
Common-Mode Input Voltage Range VCMR VSS – 0.2 — VDD + 0.2 V VDD = 1.8VVSS – 0.3 — VDD + 0.3 V VDD = 5.5V
Common-Mode Rejection Ratio CMRR 54 66 — dB VCM = -0.3V to VDD + 0.3V, VDD = 5.5V50 63 — dB VCM = VDD/2 to VDD + 0.3V, VDD = 5.5V54 65 — dB VCM = -0.3V to VDD/2, VDD = 5.5V
Common-Mode Input Impedance ZCM — 1013||4 — ||pFDifferential Input Impedance ZDIFF — 1013||2 — ||pFNote 1: The input offset voltage is the center of the input referred trip points. The input hysteresis is the difference between the
input referred trip points.2: VHYST at different temperatures is estimated using VHYST (TA) = VHYST @ +25°C + (TA – 25°C) TC1 + (TA – 25°C)2 TC2.3: Limit the output current to an absolute maximum rating of 50 mA.4: The pull-up voltage for the open-drain output VPULL_UP can be as high as the absolute maximum rating of 10.5V. In this
case, IOH_leak can be higher than 1 µA (see Figure 2-30).
2009-2020 Microchip Technology Inc. DS20002143G-page 3
MCP6566/6R/6U/7/9
Push-Pull OutputPull-up Voltage VPULL_UP 1.6 — 5.5 V
High-Level Output Voltage VOH — — VPULL_UP V See Figure 1-1 (Notes 3, 4)High-Level Output Current Leakage IOH_leak — — 1 µA Note 4Low-Level Output Voltage VOL — — 0.6 V IOUT = 3 mA/8 mA @ VDD = 1.8V/5.5VShort-Circuit Current (Note 3) ISC — ±30 — mA Not to exceed absolute max. ratingOutput Pin Capacitance COUT — 8 — pF
DC CHARACTERISTICS (CONTINUED)Electrical Characteristics: Unless otherwise indicated: VDD = +1.8V to +5.5V, VSS = GND, TA = +25°C, VIN+ = VDD/2, VIN- = VSS and RPULL_UP = 20 k to VPU = VDD (see Figure 1-1).
Parameters Symbol Min Typ Max Units Conditions
Note 1: The input offset voltage is the center of the input referred trip points. The input hysteresis is the difference between the input referred trip points.
2: VHYST at different temperatures is estimated using VHYST (TA) = VHYST @ +25°C + (TA – 25°C) TC1 + (TA – 25°C)2 TC2.3: Limit the output current to an absolute maximum rating of 50 mA.4: The pull-up voltage for the open-drain output VPULL_UP can be as high as the absolute maximum rating of 10.5V. In this
case, IOH_leak can be higher than 1 µA (see Figure 2-30).
AC CHARACTERISTICSElectrical Characteristics: Unless otherwise indicated: VDD = +1.8V to +5.5V, VSS = GND, TA = +25°C, VIN+ = VDD/2, VIN- = VSS, RPULL_UP = 20 k to VPU = VDD and CL = 25 pF (see Figure 1-1).
Parameters Symbol Min Typ Max Units Conditions
Propagation DelayHigh-to-Low,100 mV Overdrive tPHL — 56 80 ns VCM = VDD/2, VDD = 1.8V (Note 2)
— 34 80 ns VCM = VDD/2, VDD = 5.5VOutputFall Time tF — 20 — nsMaximum Toggle Frequency fTG — 4 — MHz VDD = 5.5V
— 2 — MHz VDD = 1.8VInput Voltage Noise ENI — 350 — µVP-P 10 Hz to 10 MHz (Note 1)Note 1: ENI is based on SPICE simulation.
2: Rise time, tR and tPLH, depend on the load (RL and CL). These specifications are valid for the specified load only.
TEMPERATURE SPECIFICATIONSElectrical Characteristics: Unless otherwise indicated: VDD = +1.8V to +5.5V and VSS = GND.
Parameters Symbol Min Typ Max Units ConditionsTemperature RangesSpecified Temperature Range TA -40 — +125 °COperating Temperature Range TA -40 — +125 °CStorage Temperature Range TA -65 — +150 °CThermal Package ResistancesThermal Resistance, 5-Lead SC70 JA — 331 — °C/WThermal Resistance, 5-Lead SOT-23 JA — 201 — °C/WThermal Resistance, 8-Lead MSOP JA — 211 — °C/WThermal Resistance, 8-Lead SOIC JA — 149 — °C/WThermal Resistance, 14-Lead SOIC JA — 91 — °C/WThermal Resistance, 14-Lead TSSOP JA — 100 — °C/W
DS20002143G-page 4 2009-2020 Microchip Technology Inc.
MCP6566/6R/6U/7/9
1.2 Test Circuit ConfigurationThis test circuit configuration is used to determine theAC and DC specifications.FIGURE 1-1: AC and DC Test Circuit for the Open-Drain Output Comparators.
VDD
VSS = 0V
200 k
200 k
RPU
VOUT
VIN = VSS
25 pF
VPU = VDD
20 kIOUT
MCP656X
+
–
2009-2020 Microchip Technology Inc. DS20002143G-page 5
MCP6566/6R/6U/7/9
NOTES:DS20002143G-page 6 2009-2020 Microchip Technology Inc.
MCP6566/6R/6U/7/9
2.0 TYPICAL PERFORMANCE CURVESNote: Unless otherwise indicated, VDD = +1.8V to +5.5V, VSS = GND, TA = +25°C, VIN+ = VDD/2, VIN- = GND,RL = 20 k to VPU = VDD and CL = 25 pF.
FIGURE 2-1: Input Offset Voltage.
FIGURE 2-2: Input Offset Voltage Drift.
FIGURE 2-3: Input vs. Output Signal, No Phase Reversal.
FIGURE 2-4: Input Hysteresis Voltage.
FIGURE 2-5: Input Hysteresis Voltage Drift – Linear Temp. Co. (TC1).
FIGURE 2-6: Input Hysteresis Voltage Drift – Quadratic Temp. Co. (TC2).
Note: The graphs and tables provided following this note are a statistical summary based on a limited number ofsamples and are provided for informational purposes only. The performance characteristics listed hereinare not tested or guaranteed. In some graphs or tables, the data presented may be outside the specifiedoperating range (e.g., outside specified power supply range) and therefore outside the warranted range.
0%
10%
20%
30%
40%
50%
-10 -8 -6 -4 -2 0 2 4 6 8 10VOS (mV)
Occ
urre
nces
(%)
VDD = 1.8VVCM = VSSAvg. = -0.1 mVStDev = 2.1 mV3588 units
VDD = 5.5VVCM = VSSAvg. = -0.9 mVStDev = 2.1 mV3588 units
0%
10%
20%
30%
40%
50%
60%
-60 -48 -36 -24 -12 0 12 24 36 48 60VOS Drift (µV/°C)
Occ
urre
nces
(%)
VCM = VSS
Avg. = 0.9 µV/°CStDev = 6.6 µV/°C1380 UnitsTA = -40°C to +125°C
-1.0
0.0
1.0
2.0
3.0
4.0
5.0
6.0
7.0
Time (3 µs/div)
V OUT
(V)
VIN- VOUT
VDD = 5.5V VIN+ = VDD/2
0%
5%
10%
15%
20%
25%
30%
1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0VHYST (mV)
Occ
urre
nces
(%)
VDD = 1.8VAvg. = 3.4 mVStDev = 0.2 mV3588 units
VDD = 5.5VAvg. = 3.6 mVStDev = 0.1 mV3588 units
0%
10%
20%
30%
40%
50%
60%
0 2 4 6 8 10 12 14 16 18 20VHYST Drift, TC1 (µV/°C)
Occ
urre
nces
(%)
1380 UnitsTA = -40°C to 125°CVCM = VSS
VDD = 5.5VAvg. = 10.4 µV/°CStDev = 0.6 µV/°C
VDD = 1.8VAvg. = 12 µV/°CStDev = 0.6 µV/°C
0%
10%
20%
30%
-0.50 -0.25 0.00 0.25 0.50 0.75 1.00VHYST Drift, TC2 (µV/°C2)
Occ
urre
nces
(%) VDD = 5.5V
Avg. = 0.25 µV/°C2
StDev = 0.1 µV/°C2
VDD = 1.8VAvg. = 0.3 µV/°C2
StDev = 0.2 µV/°C2
1380 UnitsTA = -40°C to +125°CVCM = VSS
2009-2020 Microchip Technology Inc. DS20002143G-page 7
MCP6566/6R/6U/7/9
Note: Unless otherwise indicated, VDD = +1.8V to +5.5V, VSS = GND, TA = +25°C, VIN+ = VDD/2, VIN- = GND,RL = 20 k to VPU = VDD and CL = 25 pF.FIGURE 2-7: Input Offset Voltage vs. Temperature.
FIGURE 2-8: Input Offset Voltage vs. Common-Mode Input Voltage.
FIGURE 2-9: Input Offset Voltage vs. Common-Mode Input Voltage.
FIGURE 2-10: Input Hysteresis Voltage vs. Temperature.
FIGURE 2-11: Input Hysteresis Voltage vs. Common-Mode Input Voltage.
FIGURE 2-12: Input Hysteresis Voltage vs. Common-Mode Input Voltage.
-3.0
-2.0
-1.0
0.0
1.0
2.0
3.0
-50 -25 0 25 50 75 100 125Temperature (°C)
V OS (
mV)
VDD= 1.8V
VDD= 5.5V
VCM = VSS
-4.0
-2.0
0.0
2.0
4.0
-0.3 0.0 0.3 0.6 0.9 1.2 1.5 1.8 2.1VCM (V)
V OS
(mV)
VDD = 1.8V
TA= +25°C
TA= +125°CTA= +85°C
TA= -40°C
-3.0
-2.0
-1.0
0.0
1.0
2.0
3.0
-1.0 0.0 1.0 2.0 3.0 4.0 5.0 6.0VCM (V)
V OS
(mV)
VDD = 5.5V
TA= -40°CTA= +25°C
TA= +125°CTA= +85°C
1.0
2.0
3.0
4.0
5.0
-50 -25 0 25 50 75 100 125Temperature (°C)
V HYS
T (m
V)
VDD= 5.0V
VDD= 1.8V
VCM = VSS
1.0
2.0
3.0
4.0
5.0
-0.3 0.0 0.3 0.6 0.9 1.2 1.5 1.8 2.1VCM (V)
V HYS
T (m
V)
VDD = 1.8V
TA= +25°C
TA= +125°C
TA= +85°CTA= -40°C
1.0
2.0
3.0
4.0
5.0
-0.5 0.5 1.5 2.5 3.5 4.5 5.5VCM (V)
V HYS
T (m
V)
VDD = 5.5V
TA= -40°C
TA= +85°CTA= +25°C
TA= +125°C
DS20002143G-page 8 2009-2020 Microchip Technology Inc.
MCP6566/6R/6U/7/9
Note: Unless otherwise indicated, VDD = +1.8V to +5.5V, VSS = GND, TA = +25°C, VIN+ = VDD/2, VIN- = GND,RL = 20 k to VPU = VDD and CL = 25 pF.FIGURE 2-13: Input Offset Voltage vs. Supply Voltage vs. Temperature.
FIGURE 2-14: Quiescent Current.
FIGURE 2-15: Quiescent Current vs. Common-mode Input Voltage.
FIGURE 2-16: Input Hysteresis Voltage vs. Supply Voltage vs. Temperature.
FIGURE 2-17: Quiescent Current vs. Supply Voltage vs. Temperature.
FIGURE 2-18: Quiescent Current vs. Common-mode Input Voltage.
-3.0
-2.0
-1.0
0.0
1.0
2.0
3.0
1.5 2.5 3.5 4.5 5.5VDD (V)
V OS
(mV)
TA= -40°C
TA= +85°CTA= +25°C
TA= +125°C
0%
10%
20%
30%
40%
50%
60 70 80 90 100 110 120 130IQ (µA)
Occ
urre
nces
(%)
VDD = 5.5VAvg. = 97 µAStDev= 4 µA1794 units
VDD = 1.8VAvg. = 88 µAStDev= 4 µA1794 units
60
70
80
90
100
110
120
130
-0.5 0.0 0.5 1.0 1.5 2.0 2.5VCM (V)
I Q (µ
A)
VDD = 1.8V
Sweep VIN+ ,VIN- = VDD/2
Sweep VIN- ,VIN+ = V /2
Sweep VIN+ ,VIN- = VDD/2
Sweep VIN- ,VIN+ = VDD/2
1.0
2.0
3.0
4.0
5.0
1.5 2.5 3.5 4.5 5.5VDD (V)
V HYS
T (m
V)
TA= +85°C
TA= +125°C
TA= +25°C
TA= -40°C
0.0
20.0
40.0
60.0
80.0
100.0
120.0
140.0
0.0 1.0 2.0 3.0 4.0 5.0 6.0VDD (V)
I Q (µ
A)
TA= -40°C
TA= +85°CTA= +125°C
TA= +25°C
60
70
80
90
100
110
120
130
-1.0 0.0 1.0 2.0 3.0 4.0 5.0 6.0VCM (V)
I Q (µ
A)
VDD = 5.5V
Sweep VIN+ ,VIN- = VDD/2
Sweep VIN- ,VIN+ = VDD/2
2009-2020 Microchip Technology Inc. DS20002143G-page 9
MCP6566/6R/6U/7/9
Note: Unless otherwise indicated, VDD = +1.8V to +5.5V, VSS = GND, TA = +25°C, VIN+ = VDD/2, VIN- = GND,RL = 20 k to VPU = VDD and CL = 25 pF.FIGURE 2-19: Quiescent Current vs. Pull-up Voltage.
FIGURE 2-20: Quiescent Current vs. Toggle Frequency.
FIGURE 2-21: Output Headroom vs. Output Current.
FIGURE 2-22: Quiescent Current vs. Pull-up to Supply Voltage Difference.
FIGURE 2-23: Output Leakage Current vs. Pull-up Voltage.
FIGURE 2-24: Output Headroom vs. Output Current.
50
75
100
125
150
0.5 1.5 2.5 3.5 4.5 5.5 6.5 7.5 8.5 9.5 10.5VPU (V)
I Q (µ
A)
IDD Spike near VPU = 0.9V
VDD = 5.5VVDD = 4.5VVDD = 3.5V
VDD = 2.5VVDD = 2.0VVDD = 1.8V
50
100
150
200
250
300
350
400
10 100 1000 10000 100000 1000000
1E+07Toggle Frequency (Hz)
I Q (µ
A)
VDD = 1.8V
VDD = 5.5V
10 100 1k 10k 100k 1M 10M
100 mV Over-DriveVCM = VDD/2RL = Open
0dB Output Attenuation
0
200
400
600
800
1000
0.0 3.0 6.0 9.0 12.0 15.0IOUT (mA)
V OL (
mV)
VDD= 1.8V
TA = +125°CTA = +85°CTA = +25°CTA = -40°C
50
75
100
125
150
-4.5 -2.5 -0.5 1.5 3.5 5.5 7.5 9.5VPU - VDD (V)
I Q (µ
A)
VDD = 3.5 V
VDD = 1.8 V
VDD = 2.5 VVDD = 2.0 V
VDD = 4.5 VVDD = 5.5 V
1
10
100
1,000
10,000
100,000
1.5 2.5 3.5 4.5 5.5 6.5 7.5 8.5 9.5 10.5
I OH
_le
ak
(pA
)
VPU (V)
TA = +25°C
TA = +85°C
TA = +125°C
0
200
400
600
800
1000
0 5 10 15 20 25IOUT (mA)
V OL (
mV)
VDD= 5.5V
TA = 125°C TA = 125°C TA = +85°C
TA = -40°C TA = +25°C
TA = +125°C
DS20002143G-page 10 2009-2020 Microchip Technology Inc.
MCP6566/6R/6U/7/9
Note: Unless otherwise indicated, VDD = +1.8V to +5.5V, VSS = GND, TA = +25°C, VIN+ = VDD/2, VIN- = GND,RL = 20 k to VPU = VDD and CL = 25 pF.FIGURE 2-25: High-to-Low Propagation Delays.
FIGURE 2-26: Propagation Delay vs. Input Overdrive.
FIGURE 2-27: Propagation Delay vs. Supply Voltage.
FIGURE 2-28: High-to-Low Propagation Delays.
FIGURE 2-29: Propagation Delay vs. Temperature.
FIGURE 2-30: Short-Circuit Current vs. Supply Voltage vs. Temperature.
0%
10%
20%
30%
40%
50%
30 35 40 45 50 55 60 65 70 75 80Prop. Delay (ns)
Occ
urre
nces
(%)
VDD= 1.8V100 mV Over-DriveVCM = VDD/2
tPHLAvg. = 54.4 nsStDev= 2 ns198 units
10
60
110
160
210
260
1 10 100 1000Over-Drive (mV)
Prop
. Del
ay (n
s)
tPHL , VDD = 1.8V
tPHL , VDD = 5.5V
VCM = VDD/2
20
40
60
80
100
120
140
1.5 2.5 3.5 4.5 5.5VDD (V)
Prop
. Del
ay (n
s)
tPHL , 10 mV Over-Drive
tPHL , 100 mV Over-Drive
VCM = VDD/2
0%
10%
20%
30%
40%
50%
30 35 40 45 50 55 60 65 70 75 80Prop. Delay (ns)
Occ
urre
nces
(%)
VDD= 5.5V100mV Over-Drive
VCM = VDD/2tPHL
Avg. = 33 nsStDev= 1 ns198 units
20
30
40
50
60
70
80
-50 -25 0 25 50 75 100 125Temperature (°C)
Prop
. Del
ay (n
s) tPHL , VDD = 1.8V
100 mV Over-DriveVCM = VDD/2
tPHL , VDD = 5.5V
-120
-80
-40
0
40
80
120
0.0 1.0 2.0 3.0 4.0 5.0 6.0VDD (V)
I SC (m
A)
TA= -40°C
TA= +85°CTA= +125°C
TA= +25°C
TA= -40°C
TA= +85°CTA= +25°C
TA= +125°C
2009-2020 Microchip Technology Inc. DS20002143G-page 11
MCP6566/6R/6U/7/9
Note: Unless otherwise indicated, VDD = +1.8V to +5.5V, VSS = GND, TA = +25°C, VIN+ = VDD/2, VIN- = GND,RL = 20 k to VPU = VDD and CL = 25 pF.FIGURE 2-31: Propagation Delay vs. Common-Mode Input Voltage.
FIGURE 2-32: Propagation Delay vs. Capacitive Load.
FIGURE 2-33: Input Bias Current vs. Input Voltage vs. Temperature.
FIGURE 2-34: Propagation Delay vs. Common-Mode Input Voltage.
FIGURE 2-35: Propagation Delay vs. Pull-up Resistor.
FIGURE 2-36: Propagation Delay vs. Pull-up Voltage.
20
30
40
50
60
70
80
0.00 0.50 1.00 1.50 2.00VCM (V)
Prop
. Del
ay (n
s) tPHL
VDD= 1.8V100 mV Over-Drive
0.01
0.1
1
10
100
1000
1 10 100 1000 10000 100000 1E+06Capacitive Load (nf)
Prop
. Del
ay (µ
s)
0.001 0.01 0.1 1 10 100 1000
VDD = 5.5V, tPHL
100mV Over-DriveVCM = VDD/2
VDD = 1.8V, tPHL
1E-01
1E+01
1E+03
1E+05
1E+07
1E+09
1E+11
-0.8 -0.6 -0.4 -0.2 0Input Voltage (V)
Inpu
t Cur
rent
(A)
TA= -40°C
TA= +85°CTA= +125°C
TA= +25°C
0.1p
10p
1n
100n
10µ
1m
10m
20
30
40
50
60
70
80
0.0 1.0 2.0 3.0 4.0 5.0 6.0VCM (V)
Prop
. Del
ay (n
s)
tPHL
VDD= 5.5V100 mV Over-Drive
10
100
1000
10000
0.1 1.0 10.0 100.0RPU (kΩ)
Prop
. Del
ay (n
s) tPLH
tPHL
100 mV Over-DriveVCM = VDD/2
10
100
1000
10000
0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5VPU (V)
Prop
. Del
ay (n
s) tPLH, VDD = 5.5V
100 mV Over-DriveVCM = VDD/2
tPLH, VDD = 1.8V
tPHL, VDD = 1.8V
tPLH, VDD = 5.5V
DS20002143G-page 12 2009-2020 Microchip Technology Inc.
MCP6566/6R/6U/7/9
Note: Unless otherwise indicated, VDD = +1.8V to +5.5V, VSS = GND, TA = +25°C, VIN+ = VDD/2, VIN- = GND,RL = 20 k to VPU = VDD and CL = 25 pF.FIGURE 2-37: Common-Mode Rejection Ratio and Power Supply Rejection Ratio vs. Temperature.
FIGURE 2-38: Power Supply Rejection Ratio (PSRR).
FIGURE 2-39: Input Offset Current and Input Bias Current vs. Temperature.
FIGURE 2-40: Common-Mode Rejection Ratio (CMRR).
FIGURE 2-41: Common-Mode Rejection Ratio (CMRR).
FIGURE 2-42: Input Offset Current and Input Bias Current vs. Common-Mode Input Voltage vs. Temperature.
70
72
74
76
78
80
-50 -25 0 25 50 75 100 125Temperature (°C)
CM
RR/
PSR
R (d
B)
VCM = -0.3V to VDD + 0.3VVDD = 5.5V
CMRR
VCM = VSSVDD = 1.8V to 5.5V
PSRR
Input Referred
0%
5%
10%
15%
20%
25%
30%
-600 -400 -200 0 200 400 600PSRR (µV/V)
Occ
urre
nces
(%)
VCM = VSS
Avg. = 200 µV/VStDev= 94 µV/V
3588 units
0.1
1
10
100
1000
25 50 75 100 125Temperature (°C)
I OS
and
I B (p
A)
IB
|IOS|
0%
10%
20%
30%
-5 -4 -3 -2 -1 0 1 2 3 4 5CMRR (mV/V)
Occ
urre
nces
(%)
VDD= 1.8V3588 units
VCM = -0.2V to VDD/2Avg. = 0.5 mVStDev= 0.1 mV
VCM = VDD/2 to VDD+ 0.2VAvg. = 0.7 mVStDev= 1 mV
VCM = -0.2V to VDD + 0.2VAvg. = 0.6 mVStDev= 0.1 mV
0%
10%
20%
30%
-2.5 -2.0 -1.5 -1.0 -0.5 0.0 0.5 1.0 1.5 2.0 2.5CMRR (mV/V)
Occ
urre
nces
(%)
VDD= 5.5V3588 units
VCM = -0.3V to VDD/2Avg. = 0.2 mVStDev= 0.4 mV
VCM = VDD/2 to VDD+ 0.3VAvg. = 0.03 mVStDev= 0.7 mV
VCM = -0.3V to VDD + 0.3VAvg. = 0.1 mVStDev= 0.4 mV
0.001
0.01
0.1
1
10
100
1000
10000
0 1 2 3 4 5 6VCM (V)
I OS
and
I B (p
A)
IB @ TA= +125°C
IB @ TA= +85°C
|IOS| @ TA= +125°C
|IOS|@ TA= +85°C
VDD = 5.5V
2009-2020 Microchip Technology Inc. DS20002143G-page 13
MCP6566/6R/6U/7/9
Note: Unless otherwise indicated, VDD = +1.8V to +5.5V, VSS = GND, TA = +25°C, VIN+ = VDD/2, VIN- = GND,RL = 20 k to VPU = VDD and CL = 25 pF.FIGURE 2-43: Output Jitter vs. Input Frequency.
0.1
1
10
100
1000
10000
100 1000 10000 100000 1000000
1E+07Input Frequency (Hz)
Out
put J
itter
pk-
pk (n
s) VDD = 5.5V
100 1k 10k 100k 1M 10M
VIN+ = 2Vpp (sine)
DS20002143G-page 14 2009-2020 Microchip Technology Inc.
MCP6566/6R/6U/7/9
3.0 PIN DESCRIPTIONSDescriptions of the pins are listed in Table 3-1.TABLE 3-1: PIN FUNCTION TABLE
3.1 Analog InputsThe comparator noninverting and inverting inputs arehigh-impedance CMOS inputs with low bias currents.
3.2 Digital OutputsThe comparator outputs are CMOS, open-drain digitaloutputs. They are designed to make level shifting andwired-OR easy to implement.
3.3 Power Supply (VSS and VDD)The positive power supply pin (VDD) is 1.8V to 5.5Vhigher than the negative power supply pin (VSS). Fornormal operation, the other pins are at voltagesbetween VSS and VDD.Typically, these parts are used in a single (positive)supply configuration. In this case, VSS is connected toground and VDD is connected to the supply. VDD willneed a local bypass capacitor (typically 0.01 µF to0.1 µF) within 2 mm of the VDD pin. These pins canshare a bulk capacitor with nearby analog parts (within100 mm), but it is not required.
MCP6566 MCP6566R MCP6566U MCP6567 MCP6569Symbol DescriptionSC70,
SOT-23 SOT-23 SOT-23 MSOP, SOIC
SOIC, TSSOP
1 1 4 1 1 OUT, OUTA Digital Output (Comparator A)4 4 3 2 2 VIN-, VINA- Inverting Input (Comparator A)3 3 1 3 3 VIN+, VINA+ Noninverting Input (Comparator A)5 2 5 8 4 VDD Positive Power Supply— — — 5 5 VINB+ Noninverting Input (Comparator B)— — — 6 6 VINB- Inverting Input (Comparator B)— — — 7 7 OUTB Digital Output (Comparator B)— — — — 8 OUTC Digital Output (Comparator C)— — — — 9 VINC- Inverting Input (Comparator C)— — — — 10 VINC+ Noninverting Input (Comparator C)2 5 2 4 11 VSS Negative Power Supply— — — — 12 VIND+ Noninverting Input (Comparator D)— — — — 13 VIND- Inverting Input (Comparator D)— — — — 14 OUTD Digital Output (Comparator D)
2009-2020 Microchip Technology Inc. DS20002143G-page 15
MCP6566/6R/6U/7/9
NOTES:DS20002143G-page 16 2009-2020 Microchip Technology Inc.
MCP6566/6R/6U/7/9
4.0 APPLICATION INFORMATIONThe MCP6566/6R/6U/7/9 family of open-drain outputcomparators is fabricated on Microchip’s state-of-the-art CMOS process. They are suitable for a widerange of high-speed applications requiring low-powerconsumption.4.1 Comparator Inputs
4.1.1 NORMAL OPERATIONThe input stage of this family of devices uses two differ-ent input stages in parallel. This configuration providesthree regions of operation; one operates at low inputvoltages, one at high input voltages, and one at midinput voltage. With this topology, the input voltagerange is 0.3V above VDD and 0.3V below VSS, whileproviding low offset voltage throughout the Common-mode range. The input offset voltage is measured atboth VSS – 0.3V and VDD + 0.3V to ensure properoperation.The MCP6566/6R/6U/7/9 family has an internally sethysteresis, VHYST, which is small enough to maintaininput offset accuracy and large enough to eliminate out-put chattering caused by the comparator’s own inputnoise voltage, ENI. Figure 4-1 depicts this behavior.Input offset voltage (VOS) is the center (average) of the(input referred) low-high and high-low trip points. Inputhysteresis voltage (VHYST) is the difference betweenthe same trip points.
FIGURE 4-1: The MCP6566/6R/6U/7/9 Comparators’ Internal Hysteresis Eliminates Output Chatter Caused by Input Noise Voltage.
4.1.2 INPUT VOLTAGE AND CURRENT LIMITS
The ESD protection on the inputs can be depicted asshown in Figure 4-2. This structure was chosen toprotect the input transistors and to minimize input biascurrent (IB). The input ESD diodes clamp the inputswhen they try to go more than one diode drop belowVSS. They also clamp any voltages that go too farabove VDD. The diodes’ breakdown voltage is highenough to allow normal operation, but low enough tobypass ESD events within the specified limits.
FIGURE 4-2: Simplified Analog Input ESD Structures.In order to prevent damage and/or improper operationof these amplifiers, the circuits they are in must limit thecurrents (and voltages) at the VIN+ and VIN- pins (seeSection 1.1 “Absolute Maximum Ratings†” at thebeginning of Section 1.0 “Electrical Characteris-tics”). Figure 4-3 shows the recommended approachto protecting these inputs. The internal ESD diodesprevent the input pins (VIN+ and VIN-) from going too farbelow ground, and the resistors, R1 and R2, limit thepossible current drawn out of the input pin. Diodes, D1and D2, prevent the input pin (VIN+ and VIN-) fromgoing too far above VDD. When implemented asshown, resistors, R1 and R2, also limit the currentthrough D1 and D2.
-3-2-1012345678
Time (100 ms/div)
Out
put V
olta
ge (V
)
-30-25-20-15-10-50510152025
Inpu
t Vol
tage
(10
mV/
div)
VOUT
VIN–
VDD = 5.0V
Hysteresis
BondPad
BondPad
BondPad
VDD
VIN+
VSS
InputStage
BondPad
VIN-
2009-2020 Microchip Technology Inc. DS20002143G-page 17
MCP6566/6R/6U/7/9
FIGURE 4-3: Protecting the Analog Inputs.It is also possible to connect the diodes to the left of theresistors, R1 and R2. In this case, the currents throughthe diodes, D1 and D2, need to be limited by some othermechanism. The resistor then serves as an inrushcurrent limiter; the DC current into the input pins (VIN+and VIN-) should be very small.A significant amount of current can flow out of theinputs when the Common-mode voltage (VCM) is belowground (VSS); see Figure 4-3. Applications that arehigh-impedance may need to limit the usable voltagerange.
4.1.3 PHASE REVERSALThe MCP6566/6R/6U/7/9 comparator family usesCMOS transistors at the input. They are designed toprevent phase inversion when the input pins exceedthe supply voltages. Figure 2-3 shows an input voltageexceeding both supplies with no resulting phaseinversion.
4.2 Open-Drain OutputThe open-drain output is designed to make levelshifting and wired-OR logic easy to implement. Theoutput stage minimizes switching current (shoot-through current from supply-to-supply) when theoutput changes state. See Figures 2-15, 2-18, 2-35and 2-36 for more information.
4.3 Externally Set HysteresisGreater flexibility in selecting hysteresis (or input trippoints) is achieved by using external resistors.Hysteresis reduces output chattering when one input isslowly moving past the other. It also helps in systems inwhich it is best not to cycle between high and low statestoo frequently (e.g., air conditioner thermostatic con-trol). Output chatter also increases the dynamic supplycurrent.
4.3.1 NONINVERTING CIRCUITFigure 4-4 shows a noninverting circuit for single-supply applications using just two resistors. Theresulting hysteresis diagram is shown in Figure 4-5.
FIGURE 4-4: Noninverting Circuit with Hysteresis for Single Supply.
FIGURE 4-5: Hysteresis Diagram for the Noninverting Circuit.The trip points for Figures 4-4 and 4-5 are:
EQUATION 4-1:
V1R1
VDD
D1
R2 VSS – (minimum expected V2)
2 mA
VOUT
V2R2 R3
D2
+
–
R1 VSS – (minimum expected V1)
2 mA
VPU
R4
MCP656X
VREF
VIN
VOUT
VDD
R1 RF
+
–
VPU
RPU
MCP656X
VOUT
High-to-Low Low-to-High
VDDVOH
VOLVSS
VSS VDDVTHL VTLH
VIN
VTLH VREF 1R1RF-------+
VOLR1RF-------
–=
VTHL VREF 1R1RF-------+
VOHR1RF-------
–=
Where:
VTLH = Trip Voltage from Low-to-HighVTHL = Trip Voltage from High-to-Low
DS20002143G-page 18 2009-2020 Microchip Technology Inc.
MCP6566/6R/6U/7/9
4.3.2 INVERTING CIRCUITFigure 4-6 shows an inverting circuit for single supplyusing three resistors. The resulting hysteresis diagramis shown in Figure 4-7.FIGURE 4-6: Inverting Circuit with Hysteresis.
FIGURE 4-7: Hysteresis Diagram for the Inverting Circuit.In order to determine the trip voltages (VTHL and VTLH)for the circuit shown in Figure 4-6, R2 and R3 can besimplified to the Thevenin equivalent circuit withrespect to VDD, as shown in Figure 4-8.
FIGURE 4-8: Thevenin Equivalent Circuit.
Where:
Using this simplified circuit, the trip voltage can becalculated using the following equation:
EQUATION 4-2:
Figure 2-21 and Figure 2-24 can be used to determinetypical values for VOH and VOL.
4.4 Bypass CapacitorsWith this family of comparators, the power supply pin(VDD for single supply) should have a local bypasscapacitor (i.e., 0.01 µF to 0.1 µF) within 2 mm for goodedge rate performance.
4.5 Capacitive LoadsReasonable capacitive loads (e.g., logic gates) have littleimpact on propagation delay (see Figure 2-32). The sup-ply current increases with increasing toggle frequency(Figure 2-20), especially with higher capacitive loads.The output slew rate and propagation delay performancewill be reduced with higher capacitive loads.
VIN
VOUT
VDD
R2
RFR3
VDD
VPU
RPU
MCP656X
–
+
VOUT
High-to-LowLow-to-High
VDDVOH
VOLVSS
VSS VDDVTLH VTHL
VIN
V23
VOUT
VDD
R23 RF
+
–
VSS
VPU
RPU
MCP656X
R23R2R3
R2 R3+-------------------=
V23R3
R2 R3+------------------- VDD=
VTHL VOHR23
R23 RF+-----------------------
V23RF
R23 RF+---------------------- +=
VTLH VOLR23
R23 RF+-----------------------
V23RF
R23 RF+---------------------- +=
Where:
VTLH = Trip Voltage from Low-to-HighVTHL = Trip Voltage from High-to-Low
2009-2020 Microchip Technology Inc. DS20002143G-page 19
MCP6566/6R/6U/7/9
4.6 PCB Surface LeakageIn applications where low input bias current is critical,PCB (Printed Circuit Board) surface leakage effectsneed to be considered. Surface leakage is caused byhumidity, dust or other contamination on the board.Under low humidity conditions, a typical resistancebetween nearby traces is 1012. A 5V difference wouldcause 5 pA of current to flow. This is greater than theMCP6566/6R/6U/7/9 family’s bias current at +25°C(1 pA, typical).The easiest way to reduce surface leakage is to use aguard ring around sensitive pins (or traces). The guardring is biased at the same voltage as the sensitive pin.An example of this type of layout is shown inFigure 4-9.FIGURE 4-9: Example Guard Ring Layout for Inverting Circuit.
1. Inverting Configuration (Figures 4-6 and 4-9):a) Connect the guard ring to the noninverting
input pin (VIN+). This biases the guard ringto the same reference voltage as thecomparator (e.g., VDD/2 or ground).
b) Connect the inverting pin (VIN-) to the inputpad without touching the guard ring.
2. Noninverting Configuration (Figure 4-4):a) Connect the noninverting pin (VIN+) to the
input pad without touching the guard ring.b) Connect the guard ring to the inverting input
pin (VIN-).
4.7 PCB Layout TechniqueWhen designing the PCB layout, it is critical to note thatanalog and digital signal traces are adequatelyseparated to prevent signal coupling. If the comparatoroutput trace is at close proximity to the input traces,then large output voltage changes, from VSS to VDD orvisa versa, may couple to the inputs and cause thedevice output to oscillate. To prevent such oscillation,the output traces must be routed away from the inputpins. The SC70 and SOT-23 are relatively immunebecause the output pin OUT (Pin 1) is separated by thepower pin VDD/VSS (Pin 2) from the input pin +IN (aslong as the analog and digital traces remain separatedthroughout the PCB). However, the pinouts for the dualand quad packages (SOIC, MSOP, TSSOP) have OUTand -IN pins (Pins 1 and 2) close to each other. Therecommended layout for these packages is shown inFigure 4-10.
FIGURE 4-10: Recommended Layout.
4.8 Unused ComparatorsAn unused amplifier in a quad package (MCP6569)should be configured as shown in Figure 4-11. Thiscircuit prevents the output from toggling and causingcrosstalk. It uses the minimum number of componentsand draws minimal current (see Figure 2-14 andFigure 2-15).
FIGURE 4-11: Unused Comparators.
Guard Ring
VSSIN- IN+
-INA
+INA -INB
+INB
OUTB
OUTA
VSS
VDD
VDD
–
+
¼ MCP6569
DS20002143G-page 20 2009-2020 Microchip Technology Inc.
MCP6566/6R/6U/7/9
4.9 Typical Applications4.9.1 PRECISE COMPARATORSome applications require higher DC precision. Aneasy way to solve this problem is to use an amplifier(such as the MCP6291) to gain-up the input signalbefore it reaches the comparator. Figure 4-12 showsan example of this approach.
FIGURE 4-12: Precise Inverting Comparator.
4.9.2 WINDOWED COMPARATORFigure 4-13 shows one approach to designing awindowed comparator. The AND gate produces a logic‘1’ when the input voltage is between VRB and VRT(where VRT > VRB).
FIGURE 4-13: Windowed Comparator.
4.9.3 BISTABLE MULTIVIBRATOR
A simple bistable multivibrator design is shown inFigure 4-14. VREF needs to be between the powersupplies (VSS = GND and VDD) to achieve oscillation.The output duty cycle changes with VREF.
FIGURE 4-14: Bistable Multivibrator.
VREF
VDD
VDD
R1 R2 VOUT
VIN
VREF
MCP6291 VPU
RPU
MCP656X
+
–
+
–
VRT
VRB
VIN
VPU
RPU
VOUT
1/2 MCP6567
1/2 MCP6567
+
–
+
–
VDD
R1 R2
R3
VREF
C1
VOUT
VPU
RPU
MCP656X+
–
2009-2020 Microchip Technology Inc. DS20002143G-page 21
MCP6566/6R/6U/7/9
NOTES:DS20002143G-page 22 2009-2020 Microchip Technology Inc.
MCP6566/6R/6U/7/9
5.0 DESIGN AIDS5.1 Microchip Advanced Part Selector (MAPS)
MAPS is a software tool that helps semiconductorprofessionals efficiently identify Microchip devices thatfit a particular design requirement.Available at no cost from the Microchip website atwww.microchip.com/maps, the MAPS is an overallselection tool for Microchip’s product portfolio thatincludes Analog, Memory, MCUs and DSCs. Using thistool you can define a filter to sort features for aparametric search of devices and export side-by-sidetechnical comparison reports. Helpful links are alsoprovided for data sheets, purchase and sampling ofMicrochip parts.
5.2 Analog Demonstration and Evaluation Boards
Microchip offers a broad spectrum of AnalogDemonstration and Evaluation Boards that aredesigned to help you achieve faster time to market.For a listing of these boards, and their correspondinguser’s guides and technical information, visit theMicrochip website at www.microchip.com/analogtools.Three of our boards that are especially useful are:• 8-Pin SOIC/MSOP/TSSOP/DIP Evaluation Board,
P/N SOIC8EV• 14-Pin SOIC/TSSOP/DIP Evaluation Board,
P/N SOIC14EV• 5/6-Pin SOT23 Evaluation Board, P/N VSUPEV2
5.3 Application NotesThe following Microchip Application Note is availableon the Microchip website at www.microchip.com and isrecommended as a supplemental reference resource:• AN895 – “Oscillator Circuits For RTD Temperature
Sensors” (DS00895).
5.4 SPICE Macro ModelThe latest SPICE macro model for the MCP6566/7/9op amp is available on the Microchip website atwww.microchip.com. The model was written and testedin the official Cadence® (OrCAD™) PSpice®. For theother simulators, translation may be required.The model covers a wide aspect of the comparator’selectrical specifications. Not only does the model covervoltage, current and resistance of the comparator, but italso covers the temperature and noise effects on thebehavior of the comparator. The model has not beenverified outside of the specification range listed in thecomparator data sheet. The model behaviors underthese conditions cannot ensure it will match the actualcomparator performance. Moreover, the model isintended to be an initial design tool. Bench testing is avery important part of any design and cannot bereplaced with simulations. Also, simulation resultsusing this macro model need to be validated bycomparing them to the data sheet specifications andcharacteristic curves.
2009-2020 Microchip Technology Inc. DS20002143G-page 23
MCP6566/6R/6U/7/9
NOTES:DS20002143G-page 24 2009-2020 Microchip Technology Inc.
MCP6566/6R/6U/7/9
6.0 PACKAGING INFORMATION6.1 Package Marking Information
Legend: XX...X Customer-specific informationY Year code (last digit of calendar year)YY Year code (last 2 digits of calendar year)WW Week code (week of January 1 is week ‘01’)NNN Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn)* This package is Pb-free. The Pb-free JEDEC designator ( )
can be found on the outer packaging for this package.
Note: In the event the full Microchip part number cannot be marked on one line, it willbe carried over to the next line, thus limiting the number of availablecharacters for customer-specific information.
3e
3e
5-Lead SC70 (MCP6566) Example:
XXNN
5-Lead SOT-23 (MCP6566, MCP6566R) Example:
XXNN JY25
BJ25
3e
Device Code
MCP6566T JYNNMCP6566RT JZNNMCP6566UT WLNN
Note: Applies to 5-Lead SOT-23.
XXXXXX
8-Lead MSOP (MCP6567)
YWWNNN6567E
Example:
933256
XXXXXXXX
8-Lead SOIC (150 mil) (MCP6567)
XXXXYYWWNNN
MCP6567E
Example:
SN 1933256
2009-2020 Microchip Technology Inc. DS20002143G-page 25
MCP6566/6R/6U/7/9
Package Marking Information (Continued)3e
XXXXXXXXXXX
14-Lead SOIC (150 mil) (MCP6569)
XXXXXXXXXXXYYWWNNN
MCP6569
Example:
E/SL1933256
XXXXXXXX
14-Lead TSSOP (MCP6569)
YYWWNNN
MCP6569E
Example:
1933256
DS20002143G-page 26 2009-2020 Microchip Technology Inc.
MCP6566/6R/6U/7/9
0.15 C
0.15 C
0.10 C A B
CSEATING
PLANE
13
4
2X
TOP VIEW
SIDE VIEW
Microchip Technology Drawing C04-061-LT Rev E Sheet 1 of 2
2X
For the most current package drawings, please see the Microchip Packaging Specification located athttp://www.microchip.com/packaging
Note:
5-Lead Plastic Small Outline Transistor (LT) [SC70]
D
EE1
e
e
5X b
0.30 C5X TIPS
END VIEW
B
A
N
A
A1
A2
L
c
NOTE 1
2009-2020 Microchip Technology Inc. DS20002143G-page 27
MCP6566/6R/6U/7/9
Microchip Technology Drawing C04-061-LT Rev E Sheet 2 of 2
Number of Pins
Overall Height
Terminal Width
Overall Width
Terminal Length
Molded Package Width
Molded Package Thickness
Pitch
Standoff
UnitsDimension Limits
A1A
bE1
A2
e
L
E
N0.65 BSC
0.100.15
0.800.00
-0.20
1.25 BSC
--
2.10 BSC
MILLIMETERSMIN NOM
5
0.460.40
1.100.10
MAX
c -0.08 0.26
REF: Reference Dimension, usually without tolerance, for information purposes only.BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Lead Thickness
5-Lead Plastic Small Outline Transistor (LT) [SC70]
For the most current package drawings, please see the Microchip Packaging Specification located athttp://www.microchip.com/packaging
Note:
Overall Length D 2.00 BSC0.80 - 1.00
1.Notes:
Pin 1 visual index feature may vary, but must be located within the hatched area.2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or
protrusions shall not exceed 0.15mm per side.3. Dimensioning and tolerancing per ASME Y14.5M
DS20002143G-page 28 2009-2020 Microchip Technology Inc.
MCP6566/6R/6U/7/9
RECOMMENDED LAND PATTERN
Microchip Technology Drawing No. C04-2061-LT Rev E
5-Lead Plastic Small Outline Transistor (LT) [SC70]
12
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Notes:Dimensioning and tolerancing per ASME Y14.5M1.
For the most current package drawings, please see the Microchip Packaging Specification located athttp://www.microchip.com/packaging
Note:
Dimension LimitsUnits
CContact Pad SpacingContact Pad Width
Contact Pitch
X
MILLIMETERS
0.65 BSCMIN
EMAX
Distance Between PadsContact Pad Length
GY 0.95
GxDistance Between Pads 0.20
NOM
0.452.20
1.25
X
Y
E
C
Gx
G
3
4 5
SILK SCREEN
2009-2020 Microchip Technology Inc. DS20002143G-page 29
MCP6566/6R/6U/7/9
0.15 C D2X
NOTE 1 1 2
N
TOP VIEW
SIDE VIEW
Microchip Technology Drawing C04-091-OT Rev F Sheet 1 of 2
For the most current package drawings, please see the Microchip Packaging Specification located athttp://www.microchip.com/packaging
Note:
0.20 C
C
SEATING PLANE
A A2
A1
e
NX bB0.20 C A-B D
e1
D
E1
E1/2
E/2
E
DA
0.20 C 2X
(DATUM D)(DATUM A-B)
A
ASEE SHEET 2
5-Lead Plastic Small Outline Transistor (OT) [SOT23]
DS20002143G-page 30 2009-2020 Microchip Technology Inc.
MCP6566/6R/6U/7/9
Microchip Technology Drawing C04-091-OT Rev F Sheet 2 of 2
For the most current package drawings, please see the Microchip Packaging Specification located athttp://www.microchip.com/packaging
Note:
c
L
L1
VIEW A-ASHEET 1
5-Lead Plastic Small Outline Transistor (OT) [SOT23]
protrusions shall not exceed 0.25mm per side.1.
BSC: Basic Dimension. Theoretically exact value shown without tolerances.2.
Foot Angle
Number of PinsPitchOutside lead pitchOverall HeightMolded Package ThicknessStandoffOverall WidthMolded Package WidthOverall LengthFoot LengthFootprint
Lead ThicknessLead Width
Notes:
L1
bc
Dimension Limits
EE1DL
e1AA2A1
Units
Ne
0°0.080.20 -
--
10°0.260.51
MILLIMETERS
0.95 BSC1.90 BSC
0.30
0.900.89
-
0.60 REF
2.90 BSC-
2.80 BSC1.60 BSC
--
-
MIN5
NOM
1.451.300.15
0.60
MAX
REF: Reference Dimension, usually without tolerance, for information purposes only.
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or
Dimensioning and tolerancing per ASME Y14.5M
2009-2020 Microchip Technology Inc. DS20002143G-page 31
MCP6566/6R/6U/7/9
RECOMMENDED LAND PATTERN
5-Lead Plastic Small Outline Transistor (OT) [SOT23]
For the most current package drawings, please see the Microchip Packaging Specification located athttp://www.microchip.com/packaging
Note:
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Notes:1. Dimensioning and tolerancing per ASME Y14.5M
Microchip Technology Drawing No. C04-2091-OT Rev F
Dimension Limits
Contact Pad Length (X5)
Overall Width
Distance Between Pads
Contact Pad Width (X5)
Contact PitchContact Pad Spacing
3.90
1.10G
Z
Y1.70
0.60
MAXMIN
CX
E
UnitsNOM
0.95 BSC2.80
MILLIMETERS
Distance Between Pads GX 0.35
1
5
X
Y
Z C
E
GX
G
2
SILK SCREEN
DS20002143G-page 32 2009-2020 Microchip Technology Inc.
MCP6566/6R/6U/7/9
Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging
2009-2020 Microchip Technology Inc. DS20002143G-page 33
MCP6566/6R/6U/7/9
Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging
DS20002143G-page 34 2009-2020 Microchip Technology Inc.
MCP6566/6R/6U/7/9
Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging
2009-2020 Microchip Technology Inc. DS20002143G-page 35
MCP6566/6R/6U/7/9
0.25 C A–B D
CSEATING
PLANE
TOP VIEW
SIDE VIEW
VIEW A–A
0.10 C
0.10 C
Microchip Technology Drawing No. C04-057-SN Rev E Sheet 1 of 2
8X
For the most current package drawings, please see the Microchip Packaging Specification located athttp://www.microchip.com/packaging
Note:
8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]
1 2
N
h
h
A1
A2A
A
B
e
D
E
E2
E12
E1
NOTE 5
NOTE 5
NX b
0.10 C A–B2X
H 0.23
(L1)L
R0.13
R0.13
VIEW C
SEE VIEW C
NOTE 1
D
DS20002143G-page 36 2009-2020 Microchip Technology Inc.
MCP6566/6R/6U/7/9
Microchip Technology Drawing No. C04-057-SN Rev E Sheet 2 of 2
8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]
For the most current package drawings, please see the Microchip Packaging Specification located athttp://www.microchip.com/packaging
Note:
Foot Angle 0° - 8°
15°-5°Mold Draft Angle Bottom15°-5°Mold Draft Angle Top0.51-0.31bLead Width0.25-0.17cLead Thickness
1.27-0.40LFoot Length0.50-0.25hChamfer (Optional)
4.90 BSCDOverall Length3.90 BSCE1Molded Package Width6.00 BSCEOverall Width
0.25-0.10A1Standoff--1.25A2Molded Package Thickness
1.75--AOverall Height1.27 BSCePitch
8NNumber of PinsMAXNOMMINDimension Limits
MILLIMETERSUnits
protrusions shall not exceed 0.15mm per side.3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or
REF: Reference Dimension, usually without tolerance, for information purposes only.BSC: Basic Dimension. Theoretically exact value shown without tolerances.
1. Pin 1 visual index feature may vary, but must be located within the hatched area.2. § Significant Characteristic
4. Dimensioning and tolerancing per ASME Y14.5M
Notes:
§
Footprint L1 1.04 REF
5. Datums A & B to be determined at Datum H.
2009-2020 Microchip Technology Inc. DS20002143G-page 37
MCP6566/6R/6U/7/9
RECOMMENDED LAND PATTERN
Microchip Technology Drawing C04-2057-SN Rev E
8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Notes:Dimensioning and tolerancing per ASME Y14.5M1.
For the most current package drawings, please see the Microchip Packaging Specification located athttp://www.microchip.com/packaging
Note:
Dimension LimitsUnits
CContact Pad SpacingContact Pitch
MILLIMETERS
1.27 BSCMIN
EMAX
5.40
Contact Pad Length (X8)Contact Pad Width (X8)
Y1X1
1.550.60
NOM
E
X1
C
Y1
SILK SCREEN
DS20002143G-page 38 2009-2020 Microchip Technology Inc.
MCP6566/6R/6U/7/9
Microchip Technology Drawing No. C04-065-SL Rev D Sheet 1 of 2
For the most current package drawings, please see the Microchip Packaging Specification located athttp://www.microchip.com/packaging
Note:
14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]
0.20 C
0.25 C A–B D
1 2
N
2X N/2 TIPS
TOP VIEW
SIDE VIEW
VIEW A–A
A
e
B
E
D
E2
D
E1
E22
NX b
A1
A2ACSEATING
PLANE
0.10 C14X
0.10 C A–B
0.10 C D
c
hh
H
SEE VIEW C
(L1)L
R0.13R0.13
VIEW C
NOTE 1 3
0.10 C
NOTE 5
NOTE 5
2X
2X
2009-2020 Microchip Technology Inc. DS20002143G-page 39
MCP6566/6R/6U/7/9
Microchip Technology Drawing No. C04-065-SL Rev D Sheet 2 of 2
14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]
For the most current package drawings, please see the Microchip Packaging Specification located athttp://www.microchip.com/packaging
Note:
Foot Angle 0° - 8°
15°-5°Mold Draft Angle Bottom15°-5°Mold Draft Angle Top0.51-0.31bLead Width0.25-0.10cLead Thickness
1.04 REFL1Footprint
0.50-0.25hChamfer (Optional)8.65 BSCDOverall Length3.90 BSCE1Molded Package Width6.00 BSCEOverall Width
0.25-0.10A1Standoff--1.25A2Molded Package Thickness
1.75--AOverall Height1.27 BSCePitch
14NNumber of PinsMAXNOMMINDimension Limits
MILLIMETERSUnits
Foot Length L 0.40 - 1.27
§
or protrusion, which shall not exceed 0.25 mm per side.
3.
REF: Reference Dimension, usually without tolerance, for information purposes only.BSC: Basic Dimension. Theoretically exact value shown without tolerances.
1.2.
4.
Notes:
Dimension D does not include mold flash, protrusions or gate burrs, which shall
Pin 1 visual index feature may vary, but must be located within the hatched area.§ Significant Characteristic
Dimensioning and tolerancing per ASME Y14.5M
not exceed 0.15 mm per end. Dimension E1 does not include interlead flash
5. Datums A & B to be determined at Datum H.
Lead Angle 0° - -
DS20002143G-page 40 2009-2020 Microchip Technology Inc.
MCP6566/6R/6U/7/9
RECOMMENDED LAND PATTERN
Dimension LimitsUnits
Contact Pitch
MILLIMETERS
1.27 BSCMIN
EMAX
Contact Pad Length (X14)Contact Pad Width (X14)
YX
1.550.60
NOM
CContact Pad Spacing 5.40
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Notes:Dimensioning and tolerancing per ASME Y14.5M1.
For the most current package drawings, please see the Microchip Packaging Specification located athttp://www.microchip.com/packaging
Note:
E
X
Y
C
SILK SCREEN
Microchip Technology Drawing No. C04-2065-SL Rev D
14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]
1 2
14
2009-2020 Microchip Technology Inc. DS20002143G-page 41
MCP6566/6R/6U/7/9
TOP VIEW
VIEW A–A
SIDE VIEW
Sheet 1 of 2
Note:http://www.microchip.com/packagingFor the most current package drawings, please see the Microchip Packaging Specification located at
14Lead Thin Shrink Small Outline Package [ST] 4.4 mm Body [TSSOP]
Microchip Technology Drawing C04-087 Rev D
A B
CSEATING
PLANE
0.20 C B A2X 7 TIPS
0.10 C14X
0.10 C B A
A
A
1 2
N
SEE DETAIL B
D
E
E2
E1
E12
e
AA2
A114X b
DS20002143G-page 42 2009-2020 Microchip Technology Inc.
MCP6566/6R/6U/7/9
For the most current package drawings, please see the Microchip Packaging Specification located athttp://www.microchip.com/packaging
Note:
REF: Reference Dimension, usually without tolerance, for information purposes only.BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Notes:
1.2.
Pin 1 visual index feature may vary, but must be located within the hatched area.Dimensioning and tolerancing per ASME Y14.5M
Sheet 2 of 2
H
DETAIL B
c
1L(L1)
( 3)
( 2)
R1
R2
Number of Terminals
Overall Height
Terminal Width
Overall Width
Terminal Length
Molded Package Width
Molded Package Thickness
Pitch
Standoff
UnitsDimension Limits
A1A
bE1
A2
e
L
E
N0.65 BSC
1.00
0.45
0.19
–0.05
–
0.60
––
MILLIMETERSMIN NOM
14
0.75
0.30
1.200.15
MAX
L1 1.00 REFFootprint
Overall Length D 5.00
Terminal Thickness c 0.09 – 0.20
R1R2
1
–0.09 –Lead Bend Radius–0.09 –Lead Bend Radius–0° 8°Foot Angle
2 12° REFMold Draft Angle
0.80 1.05
3 12° REFMold Draft Angle
6.40 BSC4.40
––
––
4.30 4.50
4.90 5.10
14Lead Thin Shrink Small Outline Package [ST] 4.4 mm Body [TSSOP]
Microchip Technology Drawing C04-087 Rev D
2009-2020 Microchip Technology Inc. DS20002143G-page 43
MCP6566/6R/6U/7/9
RECOMMENDED LAND PATTERN
Dimension LimitsUnits
Contact Pitch
MILLIMETERS
0.65 BSCMIN
EMAX
Contact Pad Length (Xnn)Contact Pad Width (Xnn)
YX
1.450.45
NOM
CContact Pad Spacing 5.90
Contact Pad to Contact Pad (Xnn) G 0.20
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Notes:Dimensioning and tolerancing per ASME Y14.5M1.
For the most current package drawings, please see the Microchip Packaging Specification located athttp://www.microchip.com/packaging
Note:
C
X
Y
G
E
SILK SCREEN
14Lead Thin Shrink Small Outline Package [ST] 4.4 mm Body [TSSOP]
Microchip Technology Drawing C04-2087 Rev D
DS20002143G-page 44 2009-2020 Microchip Technology Inc.
MCP6566/6R/6U/7/9
APPENDIX A: REVISION HISTORYRevision G (March 2020)The following is the list of modifications:1. Updated package drawings for the 5-Lead SC70
and 14-lead TSSOP packages in Section 6.0“Packaging Information”.
Revision F (August 2019)The following is the list of modifications:1. Updated Section 6.0 “Packaging
Information”.
Revision E (September 2014)The following is the list of modifications:1. Added SPICE Macro Model in the Related
Device features section.2. Updated Temperature Specifications table.3. Corrected pin table in Section 3.0 “Pin
Descriptions”.4. Added new Section 5.4, SPICE Macro Model.
Revision D (February 2013)The following is the list of modifications:1. Added the Analog Input (VIN) parameter in
Section 1.0 “Electrical Characteristics”.
Revision C (February 2011)The following is the list of modifications:1. Replaced the MCP5468 package name with the
correct MCP6567 package name on page 1 andin Table 3-1.
Revision B (August 2009)The following is the list of modifications:1. Added MCP6566U throughout the document.2. Updated package outline drawings.
Revision A (March 2009)• Original Release of this Document.
2009-2020 Microchip Technology Inc. DS20002143G-page 45
MCP6566/6R/6U/7/9
NOTES:DS20002143G-page 46 2009-2020 Microchip Technology Inc.
MCP6566/6R/6U/7/9
PRODUCT IDENTIFICATION SYSTEMTo order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.Device: MCP6566T: Single Comparator (Tape and Reel)(SC70, SOT-23)
MCP6566RT: Single Comparator (Tape and Reel)(SOT-23 only)
MCP6566UT: Single Comparator (Tape and Reel)(SOT-23 only)
MCP6567: Dual ComparatorMCP6567T: Dual Comparator (Tape and Reel)MCP6569: Quad ComparatorMCP6569T: Quad Comparator (Tape and Reel)
Temperature Range:
E = -40C to +125C
Package: LT = Plastic Small Outline Transistor (SC70), 5-LeadOT = Plastic Small Outline Transistor (SOT-23), 5-LeadMS = Plastic Micro Small Outline Transistor, 8-LeadSN = Plastic Small Outline Transistor, 8-LeadST = Plastic Thin Shrink Small Outline Transistor, 14-LeadSL = Plastic Small Outline Transistor, 14-Lead
Examples:a) MCP6566T-E/LT: Tape and Reel,
Extended Temperature,5-Lead SC70 Package.
b) MCP6566T-E/OT: Tape and Reel,Extended Temperature,5-Lead SOT-23 Package.
a) MCP6566RT-E/OT: Tape and Reel,Extended Temperature,5-Lead SOT-23 Package.
a) MCP6566UT-E/OT: Tape and Reel,Extended Temperature,5-Lead SOT-23 Package.
a) MCP6567-E/MS: Extended Temperature,8-Lead MSOP Package.
b) MCP6567-E/SN: Extended Temperature, 8-Lead SOIC Package.
a) MCP6569T-E/SL: Tape and Reel,Extended Temperature,14-Lead SOIC Package.
b) MCP6569T-E/ST: Tape and Reel,Extended Temperature,14-Lead TSSOP Package.
PART NO. X /XX
PackageTemperatureRange
Device
–
2009-2020 Microchip Technology Inc. DS20002143G-page 47
MCP6566/6R/6U/7/9
NOTES:DS20002143G-page 48 2009-2020 Microchip Technology Inc.
Note the following details of the code protection feature on Microchip devices:• Microchip products meet the specification contained in their particular Microchip Data Sheet.
• Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
• There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
• Microchip is willing to work with the customer who is concerned about the integrity of their code.
• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”
Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of ourproducts. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such actsallow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
Information contained in this publication regarding deviceapplications and the like is provided only for your convenienceand may be superseded by updates. It is your responsibility toensure that your application meets with your specifications.MICROCHIP MAKES NO REPRESENTATIONS ORWARRANTIES OF ANY KIND WHETHER EXPRESS ORIMPLIED, WRITTEN OR ORAL, STATUTORY OROTHERWISE, RELATED TO THE INFORMATION,INCLUDING BUT NOT LIMITED TO ITS CONDITION,QUALITY, PERFORMANCE, MERCHANTABILITY ORFITNESS FOR PURPOSE. Microchip disclaims all liabilityarising from this information and its use. Use of Microchipdevices in life support and/or safety applications is entirely atthe buyer’s risk, and the buyer agrees to defend, indemnify andhold harmless Microchip from any and all damages, claims,suits, or expenses resulting from such use. No licenses areconveyed, implicitly or otherwise, under any Microchipintellectual property rights unless otherwise stated.
2009-2020 Microchip Technology Inc.
For information regarding Microchip’s Quality Management Systems, please visit www.microchip.com/quality.
TrademarksThe Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.
Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries. All other trademarks mentioned herein are property of their respective companies.
© 2009-2020, Microchip Technology Incorporated, All Rights Reserved.
ISBN: 978-1-5224-5718-3
DS20002143G-page 49
DS20002143G-page 50 2009-2020 Microchip Technology Inc.
AMERICASCorporate Office2355 West Chandler Blvd.Chandler, AZ 85224-6199Tel: 480-792-7200 Fax: 480-792-7277Technical Support: http://www.microchip.com/supportWeb Address: www.microchip.comAtlantaDuluth, GA Tel: 678-957-9614 Fax: 678-957-1455Austin, TXTel: 512-257-3370 BostonWestborough, MA Tel: 774-760-0087 Fax: 774-760-0088ChicagoItasca, IL Tel: 630-285-0071 Fax: 630-285-0075DallasAddison, TX Tel: 972-818-7423 Fax: 972-818-2924DetroitNovi, MI Tel: 248-848-4000Houston, TX Tel: 281-894-5983IndianapolisNoblesville, IN Tel: 317-773-8323Fax: 317-773-5453Tel: 317-536-2380Los AngelesMission Viejo, CA Tel: 949-462-9523Fax: 949-462-9608Tel: 951-273-7800 Raleigh, NC Tel: 919-844-7510New York, NY Tel: 631-435-6000San Jose, CA Tel: 408-735-9110Tel: 408-436-4270Canada - TorontoTel: 905-695-1980 Fax: 905-695-2078
ASIA/PACIFICAustralia - SydneyTel: 61-2-9868-6733China - BeijingTel: 86-10-8569-7000 China - ChengduTel: 86-28-8665-5511China - ChongqingTel: 86-23-8980-9588China - DongguanTel: 86-769-8702-9880 China - GuangzhouTel: 86-20-8755-8029 China - HangzhouTel: 86-571-8792-8115 China - Hong Kong SARTel: 852-2943-5100 China - NanjingTel: 86-25-8473-2460China - QingdaoTel: 86-532-8502-7355China - ShanghaiTel: 86-21-3326-8000 China - ShenyangTel: 86-24-2334-2829China - ShenzhenTel: 86-755-8864-2200 China - SuzhouTel: 86-186-6233-1526 China - WuhanTel: 86-27-5980-5300China - XianTel: 86-29-8833-7252China - XiamenTel: 86-592-2388138 China - ZhuhaiTel: 86-756-3210040
ASIA/PACIFICIndia - BangaloreTel: 91-80-3090-4444 India - New DelhiTel: 91-11-4160-8631India - PuneTel: 91-20-4121-0141Japan - OsakaTel: 81-6-6152-7160 Japan - TokyoTel: 81-3-6880- 3770 Korea - DaeguTel: 82-53-744-4301Korea - SeoulTel: 82-2-554-7200Malaysia - Kuala LumpurTel: 60-3-7651-7906Malaysia - PenangTel: 60-4-227-8870Philippines - ManilaTel: 63-2-634-9065SingaporeTel: 65-6334-8870Taiwan - Hsin ChuTel: 886-3-577-8366Taiwan - KaohsiungTel: 886-7-213-7830Taiwan - TaipeiTel: 886-2-2508-8600 Thailand - BangkokTel: 66-2-694-1351Vietnam - Ho Chi MinhTel: 84-28-5448-2100
EUROPEAustria - WelsTel: 43-7242-2244-39Fax: 43-7242-2244-393Denmark - CopenhagenTel: 45-4450-2828 Fax: 45-4485-2829Finland - EspooTel: 358-9-4520-820France - ParisTel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - GarchingTel: 49-8931-9700Germany - HaanTel: 49-2129-3766400Germany - HeilbronnTel: 49-7131-72400Germany - KarlsruheTel: 49-721-625370Germany - MunichTel: 49-89-627-144-0 Fax: 49-89-627-144-44Germany - RosenheimTel: 49-8031-354-560Israel - Ra’anana Tel: 972-9-744-7705Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781Italy - PadovaTel: 39-049-7625286 Netherlands - DrunenTel: 31-416-690399 Fax: 31-416-690340Norway - TrondheimTel: 47-7288-4388Poland - WarsawTel: 48-22-3325737 Romania - BucharestTel: 40-21-407-87-50Spain - MadridTel: 34-91-708-08-90Fax: 34-91-708-08-91Sweden - GothenbergTel: 46-31-704-60-40Sweden - StockholmTel: 46-8-5090-4654UK - WokinghamTel: 44-118-921-5800Fax: 44-118-921-5820
Worldwide Sales and Service
05/14/19