Click here to load reader
Upload
ariel-meyers
View
44
Download
2
Embed Size (px)
DESCRIPTION
On Clock Network Design for Sub-threshold Circuitry. Yanqing Zhang University of Virginia [email protected]. Outline. Introduction and Motivation Problem Analysis Slew Aware Clock Design for Sub-threshold A Clock Buffer Design for Sub-threshold - PowerPoint PPT Presentation
Citation preview