Upload
others
View
5
Download
0
Embed Size (px)
Citation preview
© 2016 IBM Corporation
Bert Jan Offrein
Silicon Photonics Technology for Advanced Computing Applications
Neuromorphic Devices and Systems Group
Dresden, March 23, 2018
Outline
▪ Photonics and computing?
– The interconnect bottleneck
– The Von Neumann Bottleneck
▪ Optical interconnects for computing systems
– Optical interconnects roadmap
– CMOS Silicon Photonics
– Novel functionalities by adding new materials
▪ Photonic synaptic elements for Neural Networks
– Motivation
– Photonic Synaptic Processor
– Non-volatile optical memory elements
▪ Conclusions
3
Why Optics – The interconnect bottleneck▪ Physics of electrical links - going towards higher bandwidth
– Increased loss– Increased crosstalk– Resonant effects
▪ Physics of optical links – 190 THz EM waves– 50 THz Bandwidth available (1300-1600 nm)
▪ Larger bandwidth X length product of optics– Electrical coax cable: ~ 100 MHz km– Multimode fiber: ~ 500 MHz km– Single mode fiber: > 5000 MHz km
▪ Lower propagation loss of optical cables– Electrical coax cable: ~ 1 dB/m– Multimode fiber: ~ 3 dB/km– Single mode fiber: > 0.3 dB/km
▪ Power efficiency
▪ Larger density of optical links
Electrical and Optical Communication between two processors
4
Electrical
V
laser
drivermodulator
amplifierV
Optical
• 1000 x Larger bandwidth
• 1000 x Lower loss
• 100 x Larger distance
Optical communication:
However, many more components and assembly steps required !!!
Scalability &
Power efficiency !!!
Physics of RF EM wavesThe signal is the carrier
Physics of optical EM wavesThe signal is modulated on an optical carrier
Transceiver
Integration? Looking back, electronics
5
EAI 580 patch panel, Electronic Associates, 1968Whirlwind, MIT, 1952
Today’s state of computing is based on:
- Integration and scaling of the logic functions (CMOS electronics)
- Integration and scaling of the interconnects (PCB technology & assembly)
For optical interconnects, this resembles:
- Electro-optical integration and scaling of transceiver technology
- Integration of optical connectivity and signal distribution
Pictures taken at:
Could one INTEGRATE the electrical and optical functions into the system?
6
?
Transmit & receive
optical signals
Distribute
optical signals
Vision: Electrical and optical communication embedded in a computing system
CMOS Silicon photonics
7
Integrate electrical & optical functions in silicon
4 λ x 25 Gb/s optical transceiver demonstration
8
Demonstration of a flip chip mounted 100G transceiver with four wavelength multiplexing at 25 Gb/s each.
as transmitted from Tx0 as measured on Rx3
Tx3
Tx2
Tx1
Tx0Rx3
Rx2
Rx1
Rx0
CMOS Embedded III-V on silicon technology
9
Si wafer
SiO2
Si
FE
OL
Front-end
BE
OL
SiO2
Electrical
contacts
III-V
CMOS Si Photonics … + III-V functionality
▪ Overcome discrete laser and assembly cost
▪ New functions, directly combining electronics, passive and active photonics
Silicon photonics integration roadmap
10
V
laser
drivermodulator
amplifierVC
MO
S S
ilicon p
hoto
nic
s
V
laser
drivermodulator
amplifierV
Directly
modulated
laser
driver
Laser specs
Wavelength 1300 nm
Optical Power 20 mW 10 mW 2.5 mW
Electrical Power 200 mW 100 mW 50 mW
Total link power
@ 25 Gb/s
Laser: 200 mW
Modulator: 900 mW
TIA: 100 mW
Total: 1200 mW
Laser: 100 mW
Modulator: 900 mW
TIA: 100 mW
Total: 1100 mW
Laser: 50 mW
Laser driver: 100 mW
TIA: 100 mW
Total: 250 mW
amplifierV
© 2017 IBM Corporation
IBM Research - Zurich
Bert Jan Offrein
Processing scheme
11
SiPh wafer
Wafer bonding
SiO2
SiO2
SiO2
SiPh wafer
III-V epi layer
III-V structuring
Metallization
SiO2
epi
layer
Substrate removal
SiO2
➢ 5 InAlGaAs quantum wells
(MOCVD)
MQW section
Feedback grating
© 2017 IBM Corporation
IBM Research - Zurich
Bert Jan Offrein
Optically pumped
ring laser
12
Measured FSR: 0.194 nm
Estimated FSR from ring: 0.203 nm
Estimated FSR from III-V: 0.266 nm
Gain section
Directional coupler
➢ Lasing with feedback from silicon photonics
output
© 2017 IBM Corporation
IBM Research - Zurich
Bert Jan Offrein
Electrically pumped lasing
13
Optical spectrum at 110 K
➢ Laser devices: 10 dB optical loss at room
temperature
➢ Cooling down increases gain
➢ Increased gain can overcome loss
➢ Pulsed electrical pumping
1160 1180 1200 1220 1240 1260
0
1000
2000
3000
4000
5000
Counts
(a.u
.)
Wavelength (nm)
Spontaneous emission
Lasing modes
BaTiO3
Materials fabrication
• MBE deposition of epitaxial oxides
• High-k dieelectrics
• TEM, XRD, AFM, XPS, …
Integrated photonics
• Novel modulators & tuning elements
Materials characterization
• Optical nonlinearities
• Ferroelectricity
• Metal-insulator phase transitions200 nm
72 Gbit/s NRZ
Au
BaTiO3
Al2O3
50 nm
SiO2
Neuromorphic Devices and systems
– relevant expertise –
Electro-optical integration – building block overview
1260 1280 1300 1320 1340
-30
-25
-20
-15
-10
-5
0
Tra
nsm
issio
n [dB
]
Wavelength [nm]
CMOS Silicon photonics
• Integrated optic devices
• Wavelength filters
III-V on Si Photonics
• CMOS embedded III-V devices
• III/V light sources & detectors
Silicon photonics packaging
• >100 broadband optical IO to Si Ph
Could one INTEGRATE the optical functions into the system?
15
?
Transmit & receive
optical signals
Distribute
optical signals
Vision: Electrical and optical communication embedded in a computing system
Outline
▪ Photonics and computing?
– The interconnect bottleneck
– The Von Neumann Bottleneck
▪ Optical interconnects for computing systems
– Optical interconnects roadmap
– CMOS Silicon Photonics
– Novel functionalities by adding new materials
▪ Photonic synaptic elements for Neural Networks
– Motivation
– Photonic Synaptic Processor
– Non-volatile optical memory elements
▪ Conclusions
GPU
Neuromorphic hardware for big data analytics
17© 2017 IBM Corporation
▪ Today’s status on deep neural networks• Software based on Von Neumann systems
• Training is the bottleneck – HPC required
• GPU accelerators – processing - memory bottleneck
▪ Fast and efficient neural network data processing
1. Analog approximate signal processing
2. Tight integration of processing and memory
– 10’000x improvement using crossbar arrays
▪ Hardware implementations – Electrical crossbar arrays
– Photonic crossbar arrays
Metal electrode
Metal electrode
Tunable resistance
Synaptic element Crossbar array
© 2017 International Business Machines Corporation
Accelerated learning: Analog crossbar arrays
Input layer Output layerHidden layers
Synaptic weight
Information flow
FeedforwardDeep
NeuralNetwork
Ԧ𝑥
𝑊 Ԧ𝑥
Ԧ𝑥
Ԧ𝛿
Training Inference
Update weight proportional to signals on crossbar row and
column
• Increase and decrease of weight
• Symmetric behavior for positive and negative updates
• High weight resolution (~1000 levels) required
Physical challenge: Identify material systems fulfilling those
requirements
Training cycle
Re
sis
tan
ce
symmetry
# of levels
target
non-ideal
Copyright © 2017
Photonic crossbar unit - operating principle
19
Electrical crossbar Photonic crossbar
Ԧ𝑥
𝑊 Ԧ𝑥
Ԧ𝛿
𝑊𝑇 Ԧ𝛿
Forward propagationBackward propagationWeights
Ԧ𝑥
𝑊 Ԧ𝑥
𝑊𝑇 Ԧ𝛿
Ԧ𝛿
Writable photorefractive gratings provide the same functionality as the tunable resistive elements in a crossbar unit
• Electrical wires• Local weights• Resistance tuning
• Planar waveguiding• Distributed weights• Refractive index tuning
Copyright © 2017
Photonic crossbar unit▪ Alternative crossbar physical principle leveraging the photorefractive effect
– Demonstrated in 3D free space photonic neural networks in the 90s
▪ i.e. Hughes Research Laboratories– New developments we can leverage
▪ Integrated optic technology
▪ Co-integration of new materials
▪ Non-volatile weights applying the photorefractive effect
▪ Grating writing by interference of optical plane waves in an electro-optic material
Strength proportional to product of the amplitudes of the writing beams
▪ Written grating acts as the synaptic interface between plane optical waves
2 s
ourc
e s
ignals
Weig
hte
d a
nd
com
bin
ed s
ignal
Diffraction from a photorefractive grating
▪ Measurement on a thick GaAs layer
21
Two-wave mixing in bulk GaAs ≈ single synapse
Phase
mod
ulat
or
Beam-splitter
Incident light
Detection
Polarizer
Collimator
Mirror
MirrorDetection
GaAs
SM
fib
er
Copyright © 2017
Photonic crossbar unit - subsystem layout
Design study: 200 x 200 processing unit
▪ Weighting elements– Thin planar photorefractive slab on SOI, 1mm x 1mm
– BTO or GaAs
▪ 200 Pre-synaptic electrical input signals– Optical power control through silicon photonic eo modulators
– Plane optical waves under different angles in Si slab layer
▪ 200 Post-synaptic electrical output signals– Diffracted plane wave outputs are focused by Si mirror
– Converted to electrical signals by a Si photonic detector array
▪ Weight adjustment– Photorefractive index modulation through interference pattern
originating from the two transmitter arrays
▪ Scalability– A 200 x 200 processing unit fits in 5mm x 5mm
– Theoretical capacity of interaction area is 2000 x 2000
– Linear width and height scaling with # channels
22
© 2017 IBM Corporation
IBM Research - Zurich
Bert Jan Offrein
CMOS Embedded III-V on silicon technology
23
Si wafer
SiO2
Si
FE
OL
Front-end
BE
OL
SiO2
Electrical
contacts
III-V
CMOS Si Photonics … + III-V functionality
• Overcome discrete laser and assembly cost
• New functions, directly combining electronics, passive and active photonics
• & photorefractive materials
MOCVD-based growth of epitaxial GaAs core and InGaP cladding
24
III-VIII-V
Pt
I.II.
RRMS ~ 0.3 nm
Scratches – holes ~ 40-50 nm deep
Development of low-temperature grown GaAs on (110) GaAs
wafers
RRMS ~ 0.2 nm
n ~ 4.45 1014 cm-3
μn ~ 414 cm2/Vs
Development of InGaP cladding layer
▪ Tg = 440°C with 600°C pre-bake under As for oxide desorption.
▪ Atomically flat layers obtained.
Decreasing growth temperature using high V/III ratio results in a
semi-insulating (1014 cm-3) material containing electron traps
(EL2 ?).
▪ Tuning the content of InxGa1-xP allows to grow layers lattice
matched to GaAs.
▪ Further development steps include the growth of a thick
InGaP cladding with a low-temperature grown EL2-containing
GaAs.
100
101
102
103
104
105
106
107
100
101
102
103
104
105
106
65.0 65.5 66.0 66.5 67.0
101
102
103
104
105
106
107
XRD
sig
nal [
cps]
2434
XRD
sig
nal [
cps]
2437
XRD
sig
nal [
cps]
2[°]
2442
GaAs
AFM
XRD
| © 2017 IBM Corporation
Optical coupling between GaAs and Si
Mode overlap
calculation: 99.7%
Areas of directional
vertical coupling
tBOX = 2.0 mm
tSi-WG = 220 nm
tGaAs-WG = 260 nm
tGap = 180 nm
Layer thicknesses:
Si-substrate
BOX
SiO2
Si-waveguide
GaAs-waveguide
Directional vertical coupling
ca. 20 mmSi-waveguide
GaAs-waveguide
ca. 20 mm
SiPh wafer
III-V epi layer
III-V bonded on oxide on Si
| © 2017 IBM Corporation 25
Bonding
technology as
for III-V on Si
for CMOS and
photonics
Outline
▪ Photonics and computing?
– The interconnect bottleneck
– The Von Neumann Bottleneck
▪ Optical interconnects for computing systems
– Optical interconnects roadmap
– CMOS Silicon Photonics
– Novel functionalities by adding new materials
▪ Photonic synaptic elements for Neural Networks
– Motivation
– Photonic Synaptic Processor
– Non-volatile optical memory elements
▪ Conclusions
Principle of reservoir computing
▪ Layout
– Multiple input channels, single output
layer with trainable weights
– Reservoir with many interconnected
internal nodes
– One trainable output layer
▪ Working principle
– Reservoir maps dynamic input states
into higher-dimensional state
– Linear classification in higher-
dimensional space
reduction of learning/separation
complexity
Appeltant, Nature Commun, 2011
Jaeger, Science, 2004
Maas, Neural computation, 2002
Input state
Nonlinear
transformation
Separating
hyperplane
Reservoir output
Complex separation Simple separationStructure and properties
Silicon photonic reservoirs
▪ Reservoir system can be mapped onto
silicon photonic circuits
Generation 1: Passive systems
Vandoorne, Nature Commun., 2014
Input
signal
Si-photonic delay lines
Synaptic weights in software
Silicon photonics chip• 2cm delay lines (280ps)
• MMI splitters
• Readout of nodes via
grating coupler
Silicon photonic reservoirs
▪ Reservoir system can be mapped onto
silicon photonic circuits
Generation 1: Passive systems
Vandoorne, Nature Commun., 2014
Input
signal
Synaptic weights in software
Synaptic weights in silicon photonics
Input
signal
Synaptic weights in silicon photonics
Silicon photonic reservoirs
▪ Reservoir system can be mapped onto
silicon photonic circuits
▪ Need for novel optical devices
– Non-volatile optical synapses
– Other functional oxides
(e.g. VO2)
Generation 2: Active systems
Non-volatile optical weights
▪ Hybrid BaTiO3/Si waveguides
Device layout
50 μm
[101]BTO
BaTiO3
Si
metal
1546.0 1546.2 1546.4 1546.6 1546.8
-30
-25
-20
-15
Tra
nsm
issio
n [
dB
]
Wavelength [nm]
Non-volatile optical weights
▪ Hybrid BaTiO3/Si waveguides
▪ Why BaTiO3?
Device concept
1546.0 1546.2 1546.4 1546.6 1546.8
-30
-25
-20
-15
Tra
nsm
issio
n [
dB
]
Wavelength [nm]
1546.0 1546.2 1546.4 1546.6 1546.8
-30
-25
-20
-15
Tra
nsm
issio
n [
dB
]
Wavelength [nm]
V = 0
V > 0
n(E)=n−1
2r n
3E−
1
2ξ n
3E
2
Pockels
effect
Literature values for Pockels coefficientsElectro-optic switching
Non-volatile optical weights
▪ Hybrid BaTiO3/Si waveguides
▪ Why BaTiO3?
Device concept
1546.0 1546.2 1546.4 1546.6 1546.8
-30
-25
-20
-15
Tra
nsm
issio
n [
dB
]
Wavelength [nm]
1546.0 1546.2 1546.4 1546.6 1546.8
-30
-25
-20
-15
Tra
nsm
issio
n [
dB
]
Wavelength [nm]
V = 0
V > 0
n(E)=n−1
2r n
3E−
1
2ξ n
3E
2
Pockels
effect
Kerr
effect
Electro-optic switchingFerroelectricity
Non-volatile storage in
domain patterns
Resonant
wavele
ngth
Applied voltage
Domain switching by
applying electric field
Non-volatile optical weights
▪ Hybrid BaTiO3/Si waveguides
▪ Why BaTiO3?
Stabilization of ferroelectric domains
▪ Non-volatile optical multi-level weights
Results
1546.95 1547.00 1547.05 1547.10
-35
-30
-25
-20
1. Pulse
2. Pulse
3. Pulse
4. Pulse
5. Pulse
Tra
nsm
issio
n [dB
]
Wavelength [nm]
BaTiO3
Si metal
SiO2
Si
Non-volatile optical weights
▪ Hybrid BaTiO3/Si waveguides
▪ Why BaTiO3?
Stabilization of ferroelectric domains
▪ Non-volatile optical multi-level weights
▪ Stable for >30 minutes
Results
Stability
Non-volatile optical weights
▪ Hybrid BaTiO3/Si waveguides
▪ Why BaTiO3?
Stabilization of ferroelectric domains
▪ Non-volatile optical multi-level weights
▪ Stable for >30 minutes
▪ Multiple (>10) levels achieved
Results
Nr of levels
0 30 60 90 1201547.00
1547.02
1547.04
1547.06
Resonance w
avele
ngth
[nm
]Time [min]
-20
-10
0
10
20
Puls
e v
oltage [V
]
Non-volatile optical weights
▪ Hybrid BaTiO3/Si waveguides
▪ Why BaTiO3?
Stabilization of ferroelectric domains
▪ Non-volatile optical multi-level weights
▪ Stable for >30 minutes
▪ Multiple (>10) levels achieved
▪ Compatibility with CMOS process flow
& 200mm wafer size
Results
Si-photonics (PIC)
NMOS PMOSSiGe:C HBT
BE
OL
FE
OL
Transistors Ge
ILD / SiO2 Vias Metal 1-3 Top metals
W-plugsDoped Si
Ge-PD Si-WGs
Bi-CMOS
Transmit
Receive
Si BTO Contacts Al2O3
Accepted at IEDM 2017
F.Eltes, accepted at IEDM 2017
Input
signal
Synaptic weights in silicon photonics
Silicon photonic reservoirs
▪ Reservoir system can be mapped onto silicon
photonic circuits
▪ Need for novel optical devices
– Non-volatile optical synapses
– Other functional oxides
(e.g. VO2)
Generation 2: Active systems
Input
signal
Synaptic weights in silicon photonics
Silicon photonic reservoirs
▪ Reservoir system can be mapped onto silicon
photonic circuits
▪ Need for novel optical devices
– Non-volatile optical synapses
– Other functional oxides
(e.g. VO2)
▪ Other materials to be integrated
to increase system performance
– Nonlinear materials
– Optical amplification
– …
Generation 2: Active systems
III/V devices
on silicon
Input
signal
Synaptic weights in silicon photonics
Silicon photonic reservoirs
▪ Reservoir system can be mapped onto silicon
photonic circuits
▪ Need for novel optical devices
– Non-volatile optical synapses
– Other functional oxides
(e.g. VO2)
▪ Other materials to be integrated
to increase system performance
– Nonlinear materials
– Optical amplification
– …
Generation 2: Active systems
Generation 2 of silicon
photonic reservoir systems
▪ Larger networks
▪ Weighting in hardware
▪ Cascading of networks
▪ Richer dynamics
Cascaded reservoirs
Conclusions
41© 2017 IBM Corporation
▪ Photonics technology helps to overcome interconnect bottlenecks
– Communication at scale
– Von Neumann bottleneck
▪ Applications for computing
– Optical interconnects
– Training of synaptic weights in neural networks
– Reservoir computing systems
▪ Extend silicon technology
– III-V but also other types such as ferroelectric
– Photorefractive, optical gain, switching, optical weights
▪ + large variety of other opportunities and applications
Acknowledgments
IBM Research – Zurich, SwitzerlandStefan Abel, Folkert Horst, Marc Seifried, Gustavo Villares, Roger Dangel, Felix Eltes, Jacqueline Kremer, Jean Fompeyrine, D. Caimi, L. Czornomaz, M. Sousa, H. Siegwart, C. Caer, Y. Baumgartner, D. Jubin, N. Meier, A. La Porta, J. Weiss, V. Despandhe, U. Drechsler
Co-funded by the European Union Horizon 2020 Programme and the Swiss National Secretariat for Education, Research and Innovation (SERI)
ULPEC