Upload
bryson
View
41
Download
0
Tags:
Embed Size (px)
DESCRIPTION
TCI6487 Propels Emerging Market Applications Within GSM, TD-SCDMA and WiMAX. SOFTWARE PROGRAMMABLE SOLUTION It’s a DSP (no ASICs or FPGAs required) Reduces R&D, cost and time-to-market New features through software upgrade Beam-forming, E-DCH, interference cancellation - PowerPoint PPT Presentation
Citation preview
TCI6487 Propels Emerging Market Applications Within
GSM, TD-SCDMA and WiMAX
TCI6487: A Baseband on a Chip
SOFTWARE PROGRAMMABLE SOLUTIONIt’s a DSP (no ASICs or FPGAs required) Reduces R&D, cost and time-to-market New features through software upgrade Beam-forming, E-DCH, interference cancellation Flexible Pico / Macro, voice / data, combined / separate Rx / Tx Hardware independent application software Easy porting and migration, own IP integration
HIGH PERFORMANCE Over 3GHz raw performance Much more density, freedom of implementation Large power reduction Ready for data take-up; handles 1 10-MHz, 2-antenna,
3- sector solution Supports up to 10 EDGE-enabled carriers with one chip High performance, low cost solution for
BOARD LEVEL EFFICIENCY Integrated antenna and network interface with OBSAI/CPRI Industry standards Reduce components count up to 10:1 Lower board complexity and cost Built-in scalability (SRIO, Ethernet, SGMII) DSP farm / daisy chain / star
C6000™ COMPATIBILITY C6000 sold over several million units Safe core roadmap 500+ 3rd party network developers Proven, stable environment TCI6487 is compatible with TMS320C6416 and TCI6482 Re-use of software, tools and people investment
1The # of Users is customer/application dependent.
Over 3GHz raw DSP processing powerOver 3GHz raw DSP processing power Based on standard C64x+Based on standard C64x+™™ DSP core DSP core Affordable integration – first in 65nm for WI DSPAffordable integration – first in 65nm for WI DSP Ability to reuse for other functionsAbility to reuse for other functions
TCI6487
DSP
High Performance Where it Counts
Very high density “All DSP” baseband solutionVery high density “All DSP” baseband solution
TD-SCDMA Release 4, WiMAX (/802.16 rel. d & e), cdma2000
802.16e SOLUTIONAll soft TX + RX (less FEC) 10MHz, 2-antenna,3-sector
TD-SCDMA SOLUTIONBaseband on a chip
3 carriers / 69 users per device
TD-SCDMA, WiMAX and CDMA2000
No ASIC required
Supports pico to macro
Supports variousradio topologies
CDMA2000 SOLUTION Complete baseband on a chip
144 users macro
GSM SOLUTION10 EDGE-enabled carriers on
a single device
TCI6487 Fires on All Cylinders
Benefits3GHz Raw performanceNo ASIC requiredInterconnect efficiency due industry
standards (sRIO, OBSAI / CPRI, DDR Memory, etc)
SmartReflex to minimize power consumption
C64x+™
Core
L1 Data
L1 Prog
L2 Memory
GPIO PLL I2C
Timers Others Boot ROM
McBSP AntennaInterface
EDMA 3.0 with Switch Fabric
DDR-2IF
RSA
C64x+™
Core
L1 Data
L1 Prog
L2 Memory
RSA
C64x+™
Core
L1 Data
L1 Prog
L2 Memory
RSA
10/100/1G
Ethernet
SerialRapidIO
VC
P2
TC
P2
EVM Available
FeaturesNew C64x+™ Core
• Three (3) C64x+ DSP Core at 1GHz each• 16/32 bit ISA, doubled MPY vs C64x core• RSA instruction set extension for CR processing (downlink & uplink)
Memory• 3 MB of total L2 memory
Acceleration• VCP2, TCP2
Peripherals• 2x sRIO (1x links)• 10/100/1000 Mbps Ethernet - SGMII• Antenna interface supporting OBSAI / CPRI – 6 links • McBSP (TDM)• DDR2-667MHz
65nm Process
ANTENNA DATA Typically performed by
ASIC/FPGA 24-48 antenna streams
per base station ~123 Mbps per antenna stream = 3-6 Gbps of antenna data Too much to process on DSP
USER DATA Typically done on DSP ~19Mbps per user channel Brought in by shared EMIF I/O restrictions limit
channel density
Wireless Infrastructure System Today
USER DATAUSER DATAC64x+C64x+TMTM CORECORE
Proprietary Proprietary Interface Interface
ANTENNA ANTENNA DATA ASICDATA ASIC
DRAMDRAM
GPIOGPIO
RF RF PROCESSINGPROCESSING
Proprietary Proprietary InterfaceInterface
Improved WI System with TCI6487
ANTENNA DATA Same data rate as before:
24-48 antenna streams per base station
~123 Mbps per antenna stream
= 3-6 Gbps of antenna data But can now be processed
by DSP
USER DATA Better core and I/O allow for
increased density ~128 user channels per DSP ~19 Mbps per user channel = 2.5 Gbps of user data per DSP RIO also enables flexible
architectures for soft solutions
ANTENNA ANTENNA DATADATA
C64x+C64x+TMTM CORECORE
USER DATAUSER DATAC64x+C64x+TMTM
CORECORE
EMIF EMIF DDR-2DDR-2 RF RF
PROCESSINGPROCESSING
EMIF EMIF DDR-2DDR-2
Elegant Solution Delivers Lower BOM Costs
High-Density TX, RX Solution: 10 EDGE-enabled carriers on a single chip - 3 carriers and 69 users for TD-SCDMA – 10 MHz, 2-antenna, 3-sector solution for WiMAX
Lower System BOM Costs: CPRI interface allows for direct connectivity to the backplane without a FPGADaisy-chaining of TCI6487 DSP allows for antenna streams to be distributed/combined without FPGAs
Scalable: # of sectors and # of users can be increased by the adding additional TCI6487 DSP
Lower Latencies: Improved latencies address high-speed data applications Ease of Design/Test: Single software build on every device enables an easier development and test environment
Rx SR DSP
Rx SR DSP
Rx CR ASIC
Rx CR ASIC
Rx CR DSP
Rx CR DSP
Rx CR DSP
Rx CR DSP
18+ Devices Total
HostProcessor
Rx CR ASIC
Rx CR ASIC
Rx CR DSP
Rx CR DSP Rx CR
ASIC
Rx CR ASIC
Rx SR DSP
Rx SR DSP
Rx SR DSP
Rx SR DSP
Rx CR ASIC
Rx CR ASIC
Tx CR ASIC
Tx CR ASICTx SR
DSP
Tx SR DSP
MACDSP
MACDSP
RACHASIC
RACHASIC
FPGAs/ Bridges?
Rx CR ASIC
Rx CR ASIC
Rx CR DSP
Rx CR DSP
sRIO switch
sRIO switch
Traditional Card Architecture – 192 Users
DSPOBSAI / CPRI
GigE
DSP
HostProcessor
Bac
kpla
ne
to R
adio
DSP
TCI6487
DSP
CPRI
192 DL & UL user card based on TCI6487
CPRI
Bac
kpla
ne
to N
etw
ork
TCI6487
TCI6487 TCI6487
GigESwitch
Software Compatible
Per
form
ance
Millions of code-compatible devices shipping today
Widely adopted in market Used by 10 out of top 10 BTS OEMs
2001 2003 2005 20061999 2007
DSP Roadmap Underlines Leadership Capabilities
C6203
Single core 300 MHz 600 (16-bit)
MMACs
C6416
4.8 (8-bit) GMACs 600 MHz Integrated VCP
& TCP 1 MB L2 RAM Std. I/Fs
TCI100
5.8–8.0 (8-bit) GMACs 720 MHz–850 MHz Integrated VCP & TCP 1 MB L2 RAM Std. I/Fs
TCI6482
16.0 (8-bit) GMACs 1-GHz C64x+ DSP core ISA enhancements for WI 10/100/1000 Ethernet Serial RapidIO™ ports
48 (8-bit) GMACs >Three 1-GHz C64x+™
DSP cores ISA enhancements
over C64x™ DSP Single-chip baseband Serial RapidIO™ OBSAI/CPRI I/F
TCI6487
Next GenC64x™ DSP
Enabled
Future
Sampling
In Development
Production
Three CoresOne Processor
Propelling New Markets