17
Test Report PMP7899 1 April 17, 2015 Test Data For PMP7899 4/17/2015

Test Data For PMP7899 4/17/2015 - TIJ.co.jp12Vin, 1A load bode plot, 51.6 degrees phase margin, and 29.33dB gain margin. 18Vin, 1A load bode plot, 46.6 degrees phase margin, and 59dB

  • Upload
    others

  • View
    2

  • Download
    0

Embed Size (px)

Citation preview

Page 1: Test Data For PMP7899 4/17/2015 - TIJ.co.jp12Vin, 1A load bode plot, 51.6 degrees phase margin, and 29.33dB gain margin. 18Vin, 1A load bode plot, 46.6 degrees phase margin, and 59dB

Test Report PMP7899

1 April 17, 2015

Test Data

For PMP7899

4/17/2015

Page 2: Test Data For PMP7899 4/17/2015 - TIJ.co.jp12Vin, 1A load bode plot, 51.6 degrees phase margin, and 29.33dB gain margin. 18Vin, 1A load bode plot, 46.6 degrees phase margin, and 59dB

Test Report PMP7899

2 April 17, 2015

Table of Contents 1. Design Specifications ............................................................................................................................ 3

2. Circuit Description ................................................................................................................................. 3

3. PMP7899 Board Photos ........................................................................................................................ 3

4. Efficiency ............................................................................................................................................... 4

4.1 Efficiency Chart ................................................................................................................................... 4

4.2 Efficiency Data............................................................................................................................... 5

5 Thermal Images .......................................................................................................................................... 6

6 Waveform .................................................................................................................................................. 8

6.1 Switching Waveform ........................................................................................................................... 8

6.2 Output Ripple ...................................................................................................................................... 9

6.3 Load Transient ................................................................................................................................... 11

6.4 Start Up ............................................................................................................................................. 12

6.5 Short Circuit ...................................................................................................................................... 14

6.7 Bode Plot ........................................................................................................................................... 15

Page 3: Test Data For PMP7899 4/17/2015 - TIJ.co.jp12Vin, 1A load bode plot, 51.6 degrees phase margin, and 29.33dB gain margin. 18Vin, 1A load bode plot, 46.6 degrees phase margin, and 59dB

Test Report PMP7899

3 April 17, 2015

1. Design Specifications Vin Minimum 8VDC

Vin Maximum 18VDC

Vout +48VDC @ 1A

Nominal Switching Frequency ≈ 340KHz

2. Circuit Description PMP7899 is an isolated flyback converter utilizing the LM5022 for industrial applications. This design

has a minimum operating input voltage of 8V and a maximum input voltage of 18V. The test report

here is for 8V, 12V and 18Vin/~48V out @ 1A of load current. Switching frequency is set to

340kHz. A custom flyback transformer from Coilcraft is used in this design.

3. PMP7899 Board Photos Board Dimensions: 101.6mm x 35.56mm

Board Photo (Top)

Page 4: Test Data For PMP7899 4/17/2015 - TIJ.co.jp12Vin, 1A load bode plot, 51.6 degrees phase margin, and 29.33dB gain margin. 18Vin, 1A load bode plot, 46.6 degrees phase margin, and 59dB

Test Report PMP7899

4 April 17, 2015

Board Photo (Bottom)

4. Efficiency

4.1 Efficiency Chart

60.00

65.00

70.00

75.00

80.00

85.00

90.00

0.00 0.20 0.40 0.60 0.80 1.00

Effi

cie

ncy

(%

)

Iout(A)

PPMP7899 Efficiency

8Vin

12Vin

18Vin

Page 5: Test Data For PMP7899 4/17/2015 - TIJ.co.jp12Vin, 1A load bode plot, 51.6 degrees phase margin, and 29.33dB gain margin. 18Vin, 1A load bode plot, 46.6 degrees phase margin, and 59dB

Test Report PMP7899

5 April 17, 2015

4.2 Efficiency Data

Vin(V) Iin(A) Pin (W) Vout(V) Iout(A) Pout(W) Losses(W) Efficiency(%)

8.00 0.09 0.74 48.18 0.00 0.00 0.74 0.00

8.00 0.31 2.48 48.17 0.03 1.59 0.89 64.09

8.00 0.88 7.07 48.17 0.13 6.02 1.04 85.22

8.00 1.54 12.28 48.17 0.22 10.50 1.78 85.49

8.00 2.19 17.52 48.17 0.32 15.22 2.30 86.85

8.00 2.84 22.72 48.16 0.41 19.84 2.88 87.34

8.00 3.49 27.89 48.16 0.51 24.42 3.47 87.55

8.00 4.19 33.50 48.15 0.61 29.18 4.32 87.11

8.00 4.88 39.03 48.15 0.70 33.89 5.13 86.84

8.00 5.59 44.76 48.14 0.80 38.61 6.15 86.26

8.00 6.33 50.67 48.13 0.90 43.42 7.25 85.68

8.00 7.12 56.95 48.12 1.01 48.41 8.54 85.01

Vin(V) Iin(A) Pin (W) Vout(V) Iout(A) Pout(W) Losses(W) Efficiency(%)

12.00 0.06 0.72 48.12 0.00 0.00 0.72 0.00

12.00 0.19 2.24 48.13 0.03 1.44 0.80 64.34

12.00 0.59 7.02 48.13 0.12 5.78 1.24 82.28

12.00 1.05 12.60 48.13 0.23 10.88 1.72 86.34

12.00 1.50 17.94 48.13 0.32 15.60 2.34 86.94

12.00 1.93 23.19 48.13 0.42 20.31 2.88 87.58

12.00 2.37 28.45 48.13 0.52 24.98 3.47 87.81

12.00 2.82 33.78 48.12 0.62 29.69 4.09 87.89

12.00 3.27 39.18 48.12 0.71 34.36 4.82 87.69

12.00 3.72 44.62 48.12 0.81 39.07 5.55 87.55

12.00 4.18 50.13 48.11 0.91 43.88 6.25 87.52

12.00 4.66 55.95 48.11 1.01 48.68 7.27 87.01

Vin(V) Iin(A) Pin (W) Vout(V) Iout(A) Pout(W) Losses(W) Efficiency(%)

18.01 0.05 0.83 48.11 0.00 0.00 0.83 0.00

18.01 0.08 1.40 48.11 0.01 0.43 0.97 30.83

18.01 0.37 6.72 48.12 0.11 5.34 1.38 79.51

18.01 0.60 10.71 48.12 0.19 8.90 1.81 83.08

18.01 0.91 16.44 48.12 0.30 14.34 2.10 87.22

18.01 1.20 21.64 48.12 0.39 18.77 2.88 86.71

18.01 1.48 26.68 48.12 0.48 23.24 3.44 87.09

18.00 1.77 31.85 48.11 0.58 27.81 4.04 87.31

18.00 2.06 37.03 48.11 0.68 32.47 4.56 87.69

Page 6: Test Data For PMP7899 4/17/2015 - TIJ.co.jp12Vin, 1A load bode plot, 51.6 degrees phase margin, and 29.33dB gain margin. 18Vin, 1A load bode plot, 46.6 degrees phase margin, and 59dB

Test Report PMP7899

6 April 17, 2015

18.00 2.34 42.19 48.11 0.77 36.99 5.20 87.67

18.00 2.64 47.54 48.10 0.87 41.70 5.83 87.73

18.00 2.94 52.95 48.10 0.96 46.37 6.58 87.57

5 Thermal Images

Thermal image was taken at 12Vin, 1A load when the board reaches equilibrium.

Page 7: Test Data For PMP7899 4/17/2015 - TIJ.co.jp12Vin, 1A load bode plot, 51.6 degrees phase margin, and 29.33dB gain margin. 18Vin, 1A load bode plot, 46.6 degrees phase margin, and 59dB

Test Report PMP7899

7 April 17, 2015

Thermal image was taken at 18Vin, 1A load when the board reaches equilibrium.

Thermal image was taken at 8Vin, 0.9A load when the board reaches equilibrium. Heat sink or air flow

is required if intended to run continuous at 8Vin/0.9A full load.

Page 8: Test Data For PMP7899 4/17/2015 - TIJ.co.jp12Vin, 1A load bode plot, 51.6 degrees phase margin, and 29.33dB gain margin. 18Vin, 1A load bode plot, 46.6 degrees phase margin, and 59dB

Test Report PMP7899

8 April 17, 2015

6 Waveform

6.1 Switching Waveform

8Vin, 1A load. Ch1 measures primary switching waveform, Ch2 measures secondary switching

waveform.

12Vin, 1A load. Ch1 measures primary switching waveform, Ch2 measures secondary switching

waveform.

Page 9: Test Data For PMP7899 4/17/2015 - TIJ.co.jp12Vin, 1A load bode plot, 51.6 degrees phase margin, and 29.33dB gain margin. 18Vin, 1A load bode plot, 46.6 degrees phase margin, and 59dB

Test Report PMP7899

9 April 17, 2015

18Vin, 1A load. Ch1 measures primary switching waveform, Ch2 measures secondary switching

waveform.

6.2 Output Ripple

8Vin, 1A load. Ch1 measures output ripple.

Page 10: Test Data For PMP7899 4/17/2015 - TIJ.co.jp12Vin, 1A load bode plot, 51.6 degrees phase margin, and 29.33dB gain margin. 18Vin, 1A load bode plot, 46.6 degrees phase margin, and 59dB

Test Report PMP7899

10 April 17, 2015

12Vin, 1A load. Ch1 measures output ripple.

18Vin, 1A load. Ch1 measures output ripple.

Page 11: Test Data For PMP7899 4/17/2015 - TIJ.co.jp12Vin, 1A load bode plot, 51.6 degrees phase margin, and 29.33dB gain margin. 18Vin, 1A load bode plot, 46.6 degrees phase margin, and 59dB

Test Report PMP7899

11 April 17, 2015

6.3 Load Transient

8Vin, 0.5A-1A load step. Ch1 measures output voltage, Ch4 measures output load current.

12Vin, 0.5A-1A load step. Ch1 measures output voltage, Ch4 measures output load current.

Page 12: Test Data For PMP7899 4/17/2015 - TIJ.co.jp12Vin, 1A load bode plot, 51.6 degrees phase margin, and 29.33dB gain margin. 18Vin, 1A load bode plot, 46.6 degrees phase margin, and 59dB

Test Report PMP7899

12 April 17, 2015

18Vin, 0.5A-1A load step. Ch1 measures output voltage, Ch4 measures output load current.

6.4 Start Up

8Vin, 1A load. Ch1 measures input voltage, Ch2 measures output voltage.

Page 13: Test Data For PMP7899 4/17/2015 - TIJ.co.jp12Vin, 1A load bode plot, 51.6 degrees phase margin, and 29.33dB gain margin. 18Vin, 1A load bode plot, 46.6 degrees phase margin, and 59dB

Test Report PMP7899

13 April 17, 2015

12Vin, 1A load. Ch1 measures input voltage, Ch2 measures output voltage.

18Vin, 1A load. Ch1 measures input voltage, Ch2 measures output voltage.

Page 14: Test Data For PMP7899 4/17/2015 - TIJ.co.jp12Vin, 1A load bode plot, 51.6 degrees phase margin, and 29.33dB gain margin. 18Vin, 1A load bode plot, 46.6 degrees phase margin, and 59dB

Test Report PMP7899

14 April 17, 2015

6.5 Short Circuit

8Vin, 0A load. Ch2 measures output voltage, Ch4 measures output current.

12Vin, 0A load. Ch2 measures output voltage, Ch4 measures output current.

Page 15: Test Data For PMP7899 4/17/2015 - TIJ.co.jp12Vin, 1A load bode plot, 51.6 degrees phase margin, and 29.33dB gain margin. 18Vin, 1A load bode plot, 46.6 degrees phase margin, and 59dB

Test Report PMP7899

15 April 17, 2015

60Vin, 0A load. Ch2 measures output voltage, Ch4 measures output current.

6.7 Bode Plot

8Vin, 1A load bode plot, 60.6 degrees phase margin, and 28.6dB gain margin.

Page 16: Test Data For PMP7899 4/17/2015 - TIJ.co.jp12Vin, 1A load bode plot, 51.6 degrees phase margin, and 29.33dB gain margin. 18Vin, 1A load bode plot, 46.6 degrees phase margin, and 59dB

Test Report PMP7899

16 April 17, 2015

12Vin, 1A load bode plot, 51.6 degrees phase margin, and 29.33dB gain margin.

18Vin, 1A load bode plot, 46.6 degrees phase margin, and 59dB gain margin.

Page 17: Test Data For PMP7899 4/17/2015 - TIJ.co.jp12Vin, 1A load bode plot, 51.6 degrees phase margin, and 29.33dB gain margin. 18Vin, 1A load bode plot, 46.6 degrees phase margin, and 59dB

IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers (“Buyers”) who are developing systems thatincorporate TI semiconductor products (also referred to herein as “components”). Buyer understands and agrees that Buyer remainsresponsible for using its independent analysis, evaluation and judgment in designing Buyer’s systems and products.TI reference designs have been created using standard laboratory conditions and engineering practices. TI has not conducted anytesting other than that specifically described in the published documentation for a particular reference design. TI may makecorrections, enhancements, improvements and other changes to its reference designs.Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify thereference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPELOR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGYOR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right,or other intellectual property right relating to any combination, machine, or process in which TI components or services are used.Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or awarranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectualproperty of the third party, or a license from TI under the patents or other intellectual property of TI.TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THEREFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY ORCOMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESSFOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTYINTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLEFOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TOOR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BELIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANYTHEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING INANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER’S USE OF TI REFERENCE DESIGNS.TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services perJESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevantinformation before placing orders and should verify that such information is current and complete. All semiconductor products are soldsubject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s termsand conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TIdeems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is notnecessarily performed.TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products andapplications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provideadequate design and operating safeguards.Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction iswithout alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable forsuch altered documentation. Information of third parties may be subject to additional restrictions.Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirementsconcerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or supportthat may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards thatanticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriateremedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components inBuyer’s safety-critical applications.In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is tohelp enable customers to design and create their own end-product solutions that meet applicable functional safety standards andrequirements. Nonetheless, such components are subject to these terms.No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the partieshave executed an agreement specifically governing such use.Only those TI components that TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use inmilitary/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components thathave not been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatoryrequirements in connection with such use.TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use ofnon-designated products, TI will not be responsible for any failure to meet ISO/TS16949.IMPORTANT NOTICE

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265Copyright © 2015, Texas Instruments Incorporated