• Home

  • Documents

  • VC Perspective on RISC-V...2019/12/12  · Stefan Dyckerhoff Sutter Hill Ventures Established 1962-...
10
Stefan Dyckerhoff Sutter Hill Ventures Established 1962- Palo Alto, CA VC Perspective on RISC-V How did RISC-V happen so quickly and why will it change everything?

VC Perspective on RISC-V...2019/12/12  · Stefan Dyckerhoff Sutter Hill Ventures Established 1962- Palo Alto, CA VC Perspective on RISC-V How did RISC-V happen so quickly and why

  • Upload
    others

  • View
    2

  • Download
    0

Embed Size (px)

Citation preview

Page 1: VC Perspective on RISC-V...2019/12/12  · Stefan Dyckerhoff Sutter Hill Ventures Established 1962- Palo Alto, CA VC Perspective on RISC-V How did RISC-V happen so quickly and why

Stefan DyckerhoffSutter Hill VenturesEstablished 1962- Palo Alto, CA

VC Perspective on RISC-VHow did RISC-V happen so quickly and why will it change everything?

Page 2: VC Perspective on RISC-V...2019/12/12  · Stefan Dyckerhoff Sutter Hill Ventures Established 1962- Palo Alto, CA VC Perspective on RISC-V How did RISC-V happen so quickly and why

Who is Sutter Hill Ventures?

We have long history of success in chips, systems and software.

Founded in 1962 — our approach centers on great people, hard technology, big markets, and long-term capital.

SHV 1962

We’re part of SiFive’s founding story.

Page 3: VC Perspective on RISC-V...2019/12/12  · Stefan Dyckerhoff Sutter Hill Ventures Established 1962- Palo Alto, CA VC Perspective on RISC-V How did RISC-V happen so quickly and why

So, what is our approach?We love founding teams that are led by brilliant domain experts.

SHV 1962

Tech

nica

l Ris

k

Adoption Risk

If we build it,they will come.

If we build it,will they come?

No man’s land. We can build it,but will they come?

LOW HIGH

LOW

HIG

H

“Better, cheaper or both”

Page 4: VC Perspective on RISC-V...2019/12/12  · Stefan Dyckerhoff Sutter Hill Ventures Established 1962- Palo Alto, CA VC Perspective on RISC-V How did RISC-V happen so quickly and why

So how did SiFive attract VC money ?Here are some of the original slides from October 2015

SHV 1962

Page 5: VC Perspective on RISC-V...2019/12/12  · Stefan Dyckerhoff Sutter Hill Ventures Established 1962- Palo Alto, CA VC Perspective on RISC-V How did RISC-V happen so quickly and why

4

“Moore’s Law” is only for the rich

• ARM monopoly cripplingsystem innovation

• Biz model not aligned to demand from cloud & IoT

Semi Biz Model Failing

• Cost per transistor no longer shrinking

• Exploding design cost, time complexity

Computing ischanging

• IoT & cloud demanding better perf/Watt

• IoT, machine learning and security require customization

© 2016 SiFive. All Rights Reserved.

SHV 1962

Semiconductors:$350B industry at a crossroadWhat’s next ?Open Source and Mass Customization

Because Moore’s Law only ends once.

Page 6: VC Perspective on RISC-V...2019/12/12  · Stefan Dyckerhoff Sutter Hill Ventures Established 1962- Palo Alto, CA VC Perspective on RISC-V How did RISC-V happen so quickly and why

SHV 1962

SiFive’s Answer: Custom Chips-as-a-Service

@ 2016 SiFive. All Rights Reserved.

Vibrant EcosystemSW FrameworkDeveloper focus

Chip Design FactoryAgile

AutomatedScalable

Customer

SpecChipsCPU Cores

Cloud service built for system architects

Spec

ifica

tion

Desi

gn

Impl

emen

tati

on

Test

ing

Depl

oym

ent

F

F

F

F

F

F

F F F F F F F FSpecification

Design

Testing

Deployment

A. Waterfall Model

B. Agile Model

Big tape-out

Small tape-out

Tape-in

ASIC flow

FPGA

C++

Specification DesignImplementation

C. Validation Through Agile I teration

Implementation

Why Now? Enabling Technologies ...RISC-V – A growing community building around a free and open ISA. Several companies building chips already – reduce initial software costs and extend it as custom hardware features needed.

Chisel & Agile design flow – Cast hardware engineering problems as software ones. Leverage ideas from modern software engineering practices.

13

Market Focus: Fat Long TailMEDIUM-LARGE ACCOUNTS SMALLER ACCOUNTS / START UPS / MAKERS ETC.TOP 10 CHIP BUYERS

~100B~110B~140B

30,000+ Customers

© 2016 SiFive. All Rights Reserved.

SiFive’s Answer: Custom Chips-as-a-Service

@ 2016 SiFive. All Rights Reserved.

Vibrant EcosystemSW FrameworkDeveloper focus

Chip Design FactoryAgile

AutomatedScalable

Customer

SpecChipsCPU Cores

Cloud service built for system architects

Spec

ifica

tion

Desi

gn

Impl

emen

tati

on

Test

ing

Depl

oym

ent

F

F

F

F

F

F

F F F F F F F FSpecification

Design

Testing

Deployment

A. Waterfall Model

B. Agile Model

Big tape-out

Small tape-out

Tape-in

ASIC flow

FPGA

C++

Specification DesignImplementation

C. Validation Through Agile I teration

Implementation

Page 7: VC Perspective on RISC-V...2019/12/12  · Stefan Dyckerhoff Sutter Hill Ventures Established 1962- Palo Alto, CA VC Perspective on RISC-V How did RISC-V happen so quickly and why

So What ?

Domain Specific Architectures - a new golden age for computer architecture

SHV 1962

The end of the road for general purpose computing & the future of computing.

John Hennessy Stanford University

What we have in front of us are some breathtaking opportunities disguised as insoluble problems.

John Gardner Secretary of Health, Education, Welfare

Page 8: VC Perspective on RISC-V...2019/12/12  · Stefan Dyckerhoff Sutter Hill Ventures Established 1962- Palo Alto, CA VC Perspective on RISC-V How did RISC-V happen so quickly and why

Many, huge DSA OpportunitiesRequirements to drive the next 20 years of computing to enable mobile (post-PC), cloud and IoT computing

Free & Open ArchitecturesEnhanced SecurityHW/SW Co-DesignAgile Chip Development

Hint: chip market is 100x CPU licensing market

SHV 1962

ARMOther

Revenue Share

$1.5B

Customer Specific

Application Standard Product

General Purpose

Revenue Share

$1.5B

$200B

CPU IP Market

Page 9: VC Perspective on RISC-V...2019/12/12  · Stefan Dyckerhoff Sutter Hill Ventures Established 1962- Palo Alto, CA VC Perspective on RISC-V How did RISC-V happen so quickly and why

Where are future RISC-V opportunities ?Everywhere - this is one of the largest markets in all of technology

When cost of customization goes down, new vertical solutions emerge.

“Software is eating the world”:Public cloud drove down the cost of customized, vertical applications (SaaS)

RISC-V is the core engine of mass-customization - new opportunities for chip and system companies

SHV 1962

Page 10: VC Perspective on RISC-V...2019/12/12  · Stefan Dyckerhoff Sutter Hill Ventures Established 1962- Palo Alto, CA VC Perspective on RISC-V How did RISC-V happen so quickly and why

Stefan DyckerhoffSutter Hill VenturesEstablished 1962- Palo Alto, CA

The future of computing will be built on RISC-V.


Celerity: An Open Source RISC-V Tiered Accelerator Fabriccseweb.ucsd.edu/~mbtaylor/papers/HC29.21.430-Celerity-RISC-V-Davidson-UCSD.pdfGeneral-Purpose Tier: RISC-V Rocket Cores •

Celerity: An Open Source RISC-V Tiered Accelerator Fabriccseweb.ucsd.edu/~mbtaylor/papers/HC29.21.430-Celerity-RISC-V-Davidson-UCSD.pdfGeneral-Purpose Tier: RISC-V Rocket Cores •

Documents
Lecture 09: RISC-V Pipeline Implementa8on - PASSLab · Lecture 09: RISC-V Pipeline Implementa8on ... – Thanks to RISC-V ISA, which was designed for pipelining 14 Data Hazards 15

Lecture 09: RISC-V Pipeline Implementa8on - PASSLab · Lecture 09: RISC-V Pipeline Implementa8on ... – Thanks to RISC-V ISA, which was designed for pipelining 14 Data Hazards 15

Documents
RISC-V CUSTOMIZATION WITH STUDIO 8...rea) Performance Co dasipBerkelium Configurable RISC-V ProcessorFamily CODASIP RISC-V PORTFOLIO 3 Broad portfolio of low-power, high-performance

RISC-V CUSTOMIZATION WITH STUDIO 8...rea) Performance Co dasipBerkelium Configurable RISC-V ProcessorFamily CODASIP RISC-V PORTFOLIO 3 Broad portfolio of low-power, high-performance

Documents
RISC-V Perf Tool Status...2019/03/10  · Andes Technology 2019 RISC-V Workshop Taiwan Taking RISC-V ® Mainstream 2 Outline Big picture: perf record RISC-V perf Current status, and

RISC-V Perf Tool Status...2019/03/10  · Andes Technology 2019 RISC-V Workshop Taiwan Taking RISC-V ® Mainstream 2 Outline Big picture: perf record RISC-V perf Current status, and

Documents
Tue0830 Workshop Intro & RISC-V Foundation Overview … · § RISC-V Foundation Overview ... and open RISC-V instruction set architecture together ... Tue0830 Workshop Intro & RISC-V

Tue0830 Workshop Intro & RISC-V Foundation Overview … · § RISC-V Foundation Overview ... and open RISC-V instruction set architecture together ... Tue0830 Workshop Intro & RISC-V

Documents
Debian GNU/Linux port for RISC-V 64-bits · 8th RISC-V Workshop Debian GNU/Linux port for RISC-V 64-bit 3/46 Goals of this project To have Debian ready to install & run on RISC-V

Debian GNU/Linux port for RISC-V 64-bits · 8th RISC-V Workshop Debian GNU/Linux port for RISC-V 64-bit 3/46 Goals of this project To have Debian ready to install & run on RISC-V

Documents
ECE-395 RISC-V Update

ECE-395 RISC-V Update

Documents
RiSC-oo.1.v Execution Example - ece.umd.edublj/RiSC/RiSC-ex.pdf · ENEE 446: Digital Computer Design — RiSC-oo.1.v Execution Example 1 ... (i.e. address 0 corresponds to the first

RiSC-oo.1.v Execution Example - ece.umd.edublj/RiSC/RiSC-ex.pdf · ENEE 446: Digital Computer Design — RiSC-oo.1.v Execution Example 1 ... (i.e. address 0 corresponds to the first

Documents
RISC-V fault tolerant processor implementation · 2019-09-25 · 3 RISC-V • RISC-V is an Instruction Set Architecture (ISA). • Open source and free. • Originally developed in

RISC-V fault tolerant processor implementation · 2019-09-25 · 3 RISC-V • RISC-V is an Instruction Set Architecture (ISA). • Open source and free. • Originally developed in

Documents
5Jan2016 RISC-V Foundation Overview · § RISC-V Foundation Overview ... and open RISC-V instruction set architecture together with its hardware and software ecosystem for use in

5Jan2016 RISC-V Foundation Overview · § RISC-V Foundation Overview ... and open RISC-V instruction set architecture together with its hardware and software ecosystem for use in

Documents
UEFI Port to RISC-V Processor Architecture · 6/1/2011  · •Introduction •RISC-V UEFI port on EDKII •Spec changes for RISC-V •Appendix UEFI Plugfest –March 2016 2. RISC

UEFI Port to RISC-V Processor Architecture · 6/1/2011  · •Introduction •RISC-V UEFI port on EDKII •Spec changes for RISC-V •Appendix UEFI Plugfest –March 2016 2. RISC

Documents
The RISC-V Instruction Set Manual Volume II: Privileged ...€¦ · 1.1 RISC-V Hardware Platform Terminology A RISC-V hardware platform can contain one or more RISC-V-compatible processing

The RISC-V Instruction Set Manual Volume II: Privileged ...€¦ · 1.1 RISC-V Hardware Platform Terminology A RISC-V hardware platform can contain one or more RISC-V-compatible processing

Documents
RISC-V Introduction

RISC-V Introduction

Software
Porting HelenOS to RISC-V

Porting HelenOS to RISC-V

Technology
Extending RISC-V for Application-Specific Requirements · Extending RISC-V for Application-Specific Requirements 5th RISC-V Workshop ... –Performance critical code is highlighted

Extending RISC-V for Application-Specific Requirements · Extending RISC-V for Application-Specific Requirements 5th RISC-V Workshop ... –Performance critical code is highlighted

Documents
The RISC-V Week...The RISC-V Week October 1st-3rd, 2019, Paris • The 2nd RISC-V Meeting October 1st-2nd Espace Van Gogh, quai de la Rapée, Paris XII • Scientific Day on RISC-V

The RISC-V Week...The RISC-V Week October 1st-3rd, 2019, Paris • The 2nd RISC-V Meeting October 1st-2nd Espace Van Gogh, quai de la Rapée, Paris XII • Scientific Day on RISC-V

Documents
RISC-V Instruction Formatsinst.eecs.berkeley.edu/~cs61c/resources/su18_lec/Lecture7.pdf · RISC-V Feature, n×16-bit instructions • Extensions to RISC-V base ISA support 16-bit

RISC-V Instruction Formatsinst.eecs.berkeley.edu/~cs61c/resources/su18_lec/Lecture7.pdf · RISC-V Feature, n×16-bit instructions • Extensions to RISC-V base ISA support 16-bit

Documents
5Jan2016 RISC-V Foundation Overview · § RISC-V Foundation Overview ... , evolving and open-source licensing of the RISC-V instruction set architecture and surrounding hardware and

5Jan2016 RISC-V Foundation Overview · § RISC-V Foundation Overview ... , evolving and open-source licensing of the RISC-V instruction set architecture and surrounding hardware and

Documents
Porting Android onto RISC-V

Porting Android onto RISC-V

Documents
The future of operating systems on RISC-VThe future of operating systems on RISC-V ... Introduction to RISC-V RISC-V status Selected RISC-V topics RISC-V and open hardware: the future

The future of operating systems on RISC-VThe future of operating systems on RISC-V ... Introduction to RISC-V RISC-V status Selected RISC-V topics RISC-V and open hardware: the future

Documents
RISC-V: Enabling a New Era of Open Data-Centric …innovation.wdc.com/downloads/RISC-V-Presentation-Brief-forWeb.pdf · PRESENTATION BRIEF 3 Presentation Brief | RISC-V: Enabling

RISC-V: Enabling a New Era of Open Data-Centric …innovation.wdc.com/downloads/RISC-V-Presentation-Brief-forWeb.pdf · PRESENTATION BRIEF 3 Presentation Brief | RISC-V: Enabling

Documents
Andes RISC-V CPU IP Provides · 2019-08-15 · Taking RISC-V® Mainstream. 5. Why Andes - 1: Best RISC-V Extensions Bring Andes strength to RISC-V Core family Architecture beyond

Andes RISC-V CPU IP Provides · 2019-08-15 · Taking RISC-V® Mainstream. 5. Why Andes - 1: Best RISC-V Extensions Bring Andes strength to RISC-V Core family Architecture beyond

Documents
RISC-V Pipeline Hazards!

RISC-V Pipeline Hazards!

Documents
Agata V 200 - Agata VC 200 - Agata VC/B 200Manual para o Instalador Installatiehandleiding Agata V 200 - Agata VC 200 - Agata VC/B 200 AgAtA V-VC-VCB 200 Inst 24805810 07-05-13 agata

Agata V 200 - Agata VC 200 - Agata VC/B 200Manual para o Instalador Installatiehandleiding Agata V 200 - Agata VC 200 - Agata VC/B 200 AgAtA V-VC-VCB 200 Inst 24805810 07-05-13 agata

Documents
RISC-V, the Computing Trend of AIoT - Andes Technology€¦ · Taking RISC-V® Mainstream 1 RISC-V, the Computing Trend of AIoT . Frankwell Lin . President . Andes Technology

RISC-V, the Computing Trend of AIoT - Andes Technology€¦ · Taking RISC-V® Mainstream 1 RISC-V, the Computing Trend of AIoT . Frankwell Lin . President . Andes Technology

Documents
Vibration sweepmode Technology The fully auTomaTic Vc ... · The fully auTomaTic Vc casTing machines performance Vc 450 Vc 480 V Vc 650 V power max. / electrical connection temperature

Vibration sweepmode Technology The fully auTomaTic Vc ... · The fully auTomaTic Vc casTing machines performance Vc 450 Vc 480 V Vc 650 V power max. / electrical connection temperature

Documents
State of the Union - RISC-V · 2019-06-12 · o RISC-V RISC-V Timeline 3 RISC-V ISA project begins 1st Rocket tapeout, EOS14, 45nm User ISA v2.0 IMAFD Hot Chips 2014 First Linux Port

State of the Union - RISC-V · 2019-06-12 · o RISC-V RISC-V Timeline 3 RISC-V ISA project begins 1st Rocket tapeout, EOS14, 45nm User ISA v2.0 IMAFD Hot Chips 2014 First Linux Port

Documents
How to go from a RISC-V Core RVfpga-SoC to a RISC-V SoC?

How to go from a RISC-V Core RVfpga-SoC to a RISC-V SoC?

Documents
CHIPS Alliance Overview - RISC-V

CHIPS Alliance Overview - RISC-V

Documents
f ,V &vC

f ,V &vC

Documents