Upload
vandang
View
224
Download
3
Embed Size (px)
Citation preview
Overview
visual System Simulator™ (vSS) is complete and comprehensive software for the design of today’s complex communications systems. vSS technology provides engineers with the ability to design the right system architecture as well as formulate suitable specifications for each of the underlying components in communications designs.
Long Term evolution™ (LTe) is the next-generation mobile communication service
designed to increase the capacity and speed of mobile telephone networks.
LTe specifications define:
Downlink peak rates of at least 100 Mbps
Uplink of at least 50 Mbps
rAN round-trip times of less than 10 ms
An all-iP flat networking architecture
Scalable carrier bandwidths: 20 MHz to 1.4 MHz
Support for both FDD and TDD
Seamless communication with older technologies
The vSS LTe solution supports multiple inputs/multiple outputs (MiMO) and is
compliant with 3GPP* specifications:
3GPP TS 36.211 “Physical Channels and Modulation”
3GPP TS 36.212 “Multiplexing and Channel Coding”
3GPP TS 36.213 “Physical Layer Procedures”
VSS LTE test bench - shown with AWR Connected™
for Rohde & Schwarz featuring R&S®WinIQSIM2™ technology.
Visual System Simulator™
VSS for Long Term Evolution (LTE) Communications Design Solution
Visual System Simulator™
Visual System Simulator™
LTE Datasheet
*Contact us for the latest specs/standards supported
The vSS LTe solution keeps in mind the needs of the rF
engineer. vSS LTe downlink (DL) and uplink (UL) signal
sources have parameter settings that are self-explanatory.
rF engineers using vSS get quickly to the simulation work
at hand versus spending precious time manually setting up
signal sources.
Example VSS LTE DL user-defined parameters:
Average output power
Number of assigned resource blocks / channel
bandwidth
PDSCH: scrambling code, type and offset
PDCCH: scrambling code, type and offset
Modulation type: QPSK, 16QAM or 64QAM
Mapping mode / precoding mode: single antenna,
spacial multiplexing (2 or 4 antenna ports) or transmit
diversity (2 or 4 antenna ports)
in addition, vSS DL and UL sources are built from the
ground up as sub-circuits using easy to understand basic
building blocks. This enables baseband engineers to “drill
into” sources to verify and possibly modify physical layer
(PHY) 1 specifications.
Example VSS LTE UL user-defined parameters:
Average output power
Number of resource blocks / channel bandwidth
assigned to each user
Modulation type of each PUSCH: QPSK, 16QAM or
64QAM
BeNeFiTS
vSS allows rF/analog engineers, with minimal effort, to evaluate
LTe communication systems inclusive of the analog impairments
due to the rF chain. Having such capabilities allows designers
to reduce time-to-market by eliminating iterations and rework,
and cut system costs by ensuring that components are not
over-specified and needlessly expensive.
vSS’s LTe test benches can easily be configured to
simultaneously view:
error vector magnitude (evM) vs. input and/or output power
Complementary cumulative distribution function (CCDF)
Time domain waveforms
i/Q plot
Adjacent channel leakage ratio (ACLr) or adjacent
channel power ratio (ACPr)
Spectral emission mask
There is no need to start with complicated and difficult
to understand “test benches” in order to get critical
performance measurements. evM measurements can be
made on individual sub- carriers and/or over the entire
OFDM symbol. Adjacent channel interference analysis can
also be easily performed. Additionally, users of vSS can
extend simulation analyses to include a device under test
(DUT) in the laboratory via the use of Testwave™ software.
Awr’s Testwave software integrates T&M hardware into
vSS via GPiB, or LAN and is automatically handled by one
bi-directional vSS Testwave block. Through an easy-to-
understand, configurable parameter page, the desired
equipment is selected through its corresponding GPiB or
LAN address and controlled via GPiB string commands.
(additional positioning line here ???)AXIEMVisual System Simulator
VSS LTE DL source sub-circuit constructed from basic building blocks.
VSS LTE DL test bench.
LTE Datasheet
(additional positioning line here ???)AXIEM
ADvANTAGeS AT-A-GLANCe
verify hardware performance relative to system-level
specifications
Simulate various filter structures after amplification to
minimize ACPr
Simulate impairments of rF link prior to amplification
evaluate re-use of hardware
Debug through simulating or analyzing portions of
broken hardware
Drive PCB board/or module with same signal
Visual System Simulator
AWR Connected for Rohde & Schwarz
LTE Datasheet
SUMMArY
The vSS LTe communications library makes it possible
for rF/analog engineers to effortlessly evaluate LTe
communication systems. The LTe communications library
featured within vSS readily enables design exploration from
concept thru to final protoype board.
For example, verify evM/ACLr performance of the entire
rF front end or monitor the contribution of an isolated
component to the overall measurement, measure evM
over an OFDM symbol or of individual sub-carriers, and/or
interchange commercial of the shelf components (COTS) with
ideal behavioral models and/or circuit based models at each
level of the design process. Finally, take advantage of the Awr
LTe Connected Solution inclusive of Testwave to perform
simulations with actual DUT or prototype board to “close the
loop” of the design cycle.
Complete details of vSS LTe communications library specifics
are found on page 4.
• For additional information on vSS and vSS LTe Solutions,
visit: www.awrcorp.com/vss to obtain the vSS LTe
Connected Solution datasheet
• To view videos related to vSS, winiQSiM2 as well as LTe
visit: www.awr.tv
(additional positioning line here ???)AXIEM
Awr, 1960 east Grand Avenue, Suite 430, el Segundo, CA 90245, USATel: +1 (310) 726-3000 Fax: +1 (310) 726-3005 www.awrcorp.com
Copyright © 2010 Awr Corporation. All rights reserved. Awr, Awr logo and Microwave Office are registered trademarks and visual System Simulator, Testwave, Awr Connected and Awr.Tv are trademarks of Awr Corporation. LTe is a trade mark of eTSi. All others are property of their respective holders.
Visual System Simulator
vSS LTe COMMUNiCATiONS DeSiGN SOLUTiON DeTAiLS
MIMO Downlink Sources and Receivers Support Uplink Sources and Receivers Support Channel Coding
• FDD and TDD
• encoding for physical data channel (PDSCH)
• Physical control channels (PDCCH, P-SCH, S-SCH and reference signals)
• Full flexibility in resource block allocations
• Downlink signal source for 1, 2, or 4 antennas with pre-coder and layer mapping supporting spatial multiplexing and transmit diversity
• Downlink signal sources/transmitters for 1, 2 or 4 antenna ports
• FDD
• Support for multiple PUSCH channels
• SrS
• Full flexibility in resource block allocations
• Scrambler, modulation mapper, transform pre-coder for SC-FDMA
• Convolutional encoder
• viterbi Decoder
• CrC encoder
• CrC Decoder
• Scrambler
• DeScrambler
• DL Channel encoder
• DL Channel Decoder
• TurboCoder
• TurboDecoder
• DL Frame Assembler
• DL Frame Disassembler
• UL Channel encoder
• UL Channel Decoder
• UL Channel interleaver
• UL Channel Deinterleaver
MIMO PreCoder Modulation Source
• DL MiMO Precoder
• DL MiMO Layer Mapper
• DL MiMO Modulation Mapper
• DL MiMO Deprecoder
• DL MiMO Layer Demapper
• DL MiMO Modulation Detector
• DL Layer Mapper
• DL Modulation Mapper
• DL Precoder
• DL OFDM Modulator
• DL Layer Demapper
• DL Modulation Detector
• DL Deprecoder
• DL OFDM Demodulator
• DL MiMO Mapper
• UL Layer Mapper
• UL Layer Demapper
• UL SC-FDMA Modulator
• UL SC-FDMA Demodulator
• UL DFT (Transform precoder)
• UL iDFT (Transform deprecoder)
• DL 1Ant Source
• DL MiMO 2Ant Source
• DL MiMO 4Ant Source
• DL TX
• UL Source
Multiplex Receiver Signaling
• DL Frame Assembler
• DL Frame Disassembler
• DL OFDM Sym extract
• DL Slot extract
• DL MiMO DemuxCir
• UL Frame Assembler
• UL Frame Disassembler
• UL SC-OFDM Sym extract
• UL Slot extract
• DL 1Ant receiver
• DL MiMO 2Ant receiver
• DL MiMO 4Ant receiver
• DL receiver
• UL receiver
• PDSCH Generator
• PDCCH Generator
• P-SCH Generator
• S-SCH Generator
• DL reFSiG Generator
• PDSCH Scrambler
• PDCCH Scrambler
• UL PUSCH Generator
• UL reFSiG Generator
• PUSCH Scrambler
Sync Signal
• DL Pilot
LTE Datasheet
DS-LTe-2010.5.13