1/58
Potentials of R&D for ICT Potentials of R&D for ICT inin
Cooperation with IPSI Belgrade Cooperation with IPSI Belgrade
An Overview of IPSI Belgrade Projects
for High-Tech Computer Industry
in the USA and EU
2/58
IPSI BelgradeIPSI Belgrade• IPSI BelgradeIPSI Belgrade - Jointly founded by German and Serbian capital
• Some of the partners: - Fraunhofer IPSI, Darmstadt, Germany - Humboldt, Berlin, Germany - StorageTek, Colorado, USA - Panthesis (a spin-off of Boeing), Washington, USA - Telecom Italia Learning Services, L’Aquila, Italy - HiTech Italia Consulting Services, Amalfi, Italy - NYU, School of Continuous Professional Studies, USA - Purdue, School of Technology, USA
3/58
Employees and AssociatesEmployees and Associates• CEO:CEO:
Prof. Dr. Veljko Milutinovic, Fellow of the IEEE,School of Electrical Engineering, University of Belgrade, Serbia
• Senior Consultant:Senior Consultant:Prof. Dr. Erich NeuholdIPSI Fraunhofer, Darmstadt, Germany
• Staff:Toskov Ivan (CMO), Vujovic Ivana (CPO), Omerovic Sanida (CFO), Vujnovic Damjan (CTO), Jovic Darko (CRO), Babovic Zoran (CDO), Krunic Jelena (COO), Labus Mirjana (CCO), Milutinovic Darko, Nikezic Gavro, Skundric Nikola, Minic Predrag, Korolija Nenad, Rudan Sasa, Rudan Sinisa, Ivan Markovic, Aleksandar Stojanovski, Kovacevic Alexandra, Marija Topovic, etc
4/58
5/58
Selected IPSI Belgrade ServicesSelected IPSI Belgrade Services- Workspaces of the Future- Environments for Cooperative Working and Learning- Virtual Information and Knowledge Environments- Mobile Interactive Media- Open Adaptive Information Management Systems- Publication Engineering and Technology- Hardware Design and Operating Systems- Networks and WWW- Infrastructure for E-Business on the Internet
6/58
General Project StructureGeneral Project Structure
Industrial Research:
Phase #1: Survey, and Generation of Embryonic Ideas
Phase #2: Analytic Analysis and Comparison (1+K)
Phase #3: Simulation Analysis and Comparison
Phase #4: Implementation Analysis and Comparison
7/58
General Project StructureGeneral Project Structure
Industrial Development:
Phase #1: Product Requirements
Phase #2: Intra Module Coding
Phase #3: Inter Module Integration
Phase #4: Exhaustive Verification
8/58
Some Recent Educ Projects Frankfurt/M, Frankfurt/O, Magdeburg, Berlin, Hagen, Koblenz,
Kaiserslautern, Erlangen, TUM, IPSI FhG, Karlsruhe, Ulm, ...
NYU, Purdue, Dartmouth, Hawaii, …
Modena, Ferrara, Siena, Pisa, Salerno, Napoli, …
Tech De Monterrey, Tech De Durango, UNAM, La Salle, …
St. Mary’s, Dalhousie, …
RIT, Skoevde, Karlskrona, Karlstadt, …
Valencia, Barcelona, Madrid, Oviedo, …
9/58
Some RecentSome Recent R&D R&D ProjectsProjects
NCR, Encore/Compaq/HP, SUN, Intel, …
Comshare, Zycad, QSI, Virtual, …
TechnologyConnect, BioPop, eT, MainStreetNetworks, …
Salerno, Pisa, Siena, L’Aquila, ...
Ulm, Darmstadt, …
10/58
Internet Servers
11/58
NCR: NextGen PC for E-Business Cache coherence maintenance: Hardware approach
Cache coherence maintenance: Software approach
Accelerator chip for windowing
Accelerator board for dbase applications
Prefetching on the "silence" for disk cacheing
Accelerator chip for text compression
Accelerator chip for JPEG/MPEG
12/58
SMP in Action
MM
PP
13/58
ENCORE/COMPAQ/HP
Improved RMS for PC, and its prototype
The RM/MC for PC approach, and its analysis
Simulation of selected DSM approaches, and their comparison (RMS, KSR, and SCI)
Search for the optimal RMS inteconnect technology
14/58
DSM in Action
In t e r co n n e c tio nC o n t ro l le r
In te rc o n n e c t io nC o n tro lle r
In te rc o n n e c tio nC o n tro ll e r
D ire c to ry D i rec to ry D ire c to ryP ro c e s s o rs P ro c e s s o rs P ro c es s o rs
C a c h e s C ac h e s C a c h e sD S M
C luster 1 C luster 2 C luste r N
IC N
D SMSharedA ddressSpace
D S MD S M
15/58
Prologue
16/58
Epilogue
17/58
Cutting the Edge
Top Down Technologies i860
Selected microprocessor models
QSI An ATM router chip
In-memory processing
18/58
Response: Industry
19/58
Response: Academia
Flynn, M. J., Computer Architecture, Jones and Bartlett, USA (96)position 1 (12 citations)
Bartee, T. C., Computer Architecture and Logic Design, McGraw-Hill, USA (91)position 1 (2 citations)
Tabak, D., RISC Systems (RISC Processor Architecture), Wiley, USA (91)position 1s (6 citations)
Stallings, W., Reduced Instruction Set Computers (RISC Architecture), IEEE CS Press, Los Alamitos, California, USA (90)position 1s (3 citations)
Heudin, J. C., Panetto, C., RISC Architectures, Chapman-Hall, London, England (92)position 3s (2 citations)
van de Goor, A. J., Computer Architecture and Design, Addison Wesley, Reading, Massachusetts, USA (2nd printing, 91)position 4s (3 citations)
Tannenbaum, A., Structured Computer Organization (Advanced Computer Architecures), Prentice-Hall, USA (90)position 5s (4 citations)
Feldman, J. M., Retter, C. T., Computer Architecture, McGraw-Hill, USA (94)position 7s (2 citations)
Stallings, W., Computer Organization and Architecture, Prentice-Hall, USA (96)position 9s (3 citations)
Murray, W., Computer and Digital System Architecture, Prentice-Hall, USA (90)position >10s (2 citations)
Wilkinson, B., Computer Architecture, Prentice-Hall, USA (91)position >10 (2 citations)
Decegama, A., The Technology of Parallel Processing (Parallel Processing Architectures), Prentice-Hall, USA (90)position >10s (2 citations)
Baron, R. J., Higbie, L., Computer Architecture, Addison-Wesley, USA (92)position >10s (1 citation)
Tabak, D., Advanced Microprocessors (Microcomputer Architecture), McGraw-Hill, USA (95)position >10s (1 citation)
Zargham, M. R., Computer Architecture, Prentice-Hall, USA (96)position >10s (1 citation)
Hennessy, J. L., Patterson, D. A., Computer Architecture: A Quantitative Approach, Morgan-Kaufmann, USA (96)na (0 citations)
Hwang, K., Advanced Computer Architecture, McGraw-Hill, USA (93)na (0 citations)
Kain, K., Computer Architecture, Addison-Wesley, USA (95)na (0 citations)
20/58
N.B.
ERRORS
MADE
&
LESSONS
LEARNED
21/58
1
22/58
2
23/58
3
24/58
The Split Temporal/Spatial Cache
Veljko Milutinović, Boris Marković*, Milo Tomašević, Aleksandar Milenković, and MarkTremblay**
IFACT
Department of Computer Engineering School of Electrical Engineering University of Belgrade POB 35-54 11120 Beograde, Serbia
___________________________________________________________________________* Boris Marković is with the University of Montenegro, Podgorica, Montenegro** Mark Tremblay is with the SUN Microsystems, Palo Alto, California, USA
25/58
C1.spat
COMPILE.time
C2.temp
C1.temp
RUN.time
PFB
SPLIT TEMPORAL/SPATIAL CACHE
MM
26/58
The Injection Cache
Veljko Milutinović, Aleksandar Milenković, Davor Magdić,and Gad Sheaffer*
IFACTDepartment of Computer Engineering School of Electrical Engineering University of Belgrade POB 35-54 11120 Beograde, Serbia
________________________________________________________________________ * Gad Sheaffer is with the Intel Corporation, Beverton, Oregon, USA
27/58
IN
PRODUCER
CONSUMER
C2
C1
P
EARLY LATE
tc
t
CACHE INJECTION
28/58
Integrated Systems
29/58
VLSI Detection for
Internet/Telephony Interfaces
Goran Davidović, Miljan Vuletić, Veljko Milutinović,
Tom Chen, and Tom Brunett
* eT
30/58
INTERNET
SERVICE
PROVIDER
REMOTESITE
Superposition/DETECTION Superposition/DETECTION
. . .
USERS...
HOME/OFFICE/FACTORY AUTOMATION ON THE INTERNET
SPECIALIZED
31/58
Reconfigurable FPGA for EBI
Božidar Radunović, Predrag Knežević, Veljko Milutinović,
Steve Casselman, and John Schewel*
* Virtual
32/58
INTERNET
PROVIDER
. . .
USERS
VCC VCC
CUSTOMER SATISFACTION vs CUSTOMER PROFILE
SPECIALIZED
SERVICE
33/58
Browser Acceleration
Gvozden Marinković, Dragan Jandrić, Vladimir Ivanović,
Veljko Milutinović, and Tom Chen
*MainStreetNetworks
34/58
What is the Major Bottleneck?Rendering!Send the "IN FO R M A T IO N A B O U T E T F B E L G R A D E "
H T T P
T h e c lie n t se n d s H T T P m e ssa g e to a c o m p u te rru n n in g a W e b S e rv e r p ro g ra m a n d a sk s fo r a d o c u m e n t
T he Inform ationabout
E T F B E L G R A D E
T h e W eb server sen ds th e h yperm edia H T M L docum en ts to th e clien t.Y ou en d up seein g th e docum en t on your screen
C lie n t S e rv e r
35/58
BioPoP
Veljko Milutinovic, Vladimir Jovicic, Milan Simic,
Bratislav Milic, Milan Savic, Veljko Jovanovic,
Stevo Ilic, Djordje Veljkovic, Stojan Omorac,
Nebojsa Uskokovic, and Fred Darnell
•isItWorking.com
36/58
Testing the Infrastructure for EBI
• Phones
• Faxes
• Web links
• Servers
• Routers
• Software
• Statistics
• Correlation
• Innovation
37/58
CNUCEIntegration and Datamining
on Ad-Hoc Networks and the Internet
Veljko Milutinović, Luca Simoncini,
and Enrico Gregory
*University of Pisa, Santanna, CNUCE
38/58
GSM
DMAd-Hoc
InternetAd-Hoc
39/58
Intelligent Search
40/58
Genetic Search with Spatial/Temporal Mutations
Jelena Mirković, Dragana Cvetković,and Veljko Milutinović
*Comshare
41/58
Drawbacks of INDEX-BASED: Time to index + ranking
Advantages of LINKS-BASED: Mission critical applications + customer tuned ranking
Provider
Well organized markets: Best first searchIf elements of disorder: G w DB mutationsChaotic markets: G w S/T mutations
42/58
e-Banking on the Internet
Miloš Kovačević,Veljko Milutinović, Marco Gori, and Roberto Giorgi
*University of Siena
43/58
Bottleneck#1: Search for Clients and Investments
1472++
*University of Siena + Banco di Monte dei Paschi
44/58
Infrastructure for Collaboration
45/58
Technology Transfer
Veljko Milutinović, Wendy Chin,
Bob Richardson, and Jerome Friedman
*TechnologyConnect.com
46/58
BuyersBuyersBuyersBuyers
Reseller/R&D Reseller/R&D Manager/Manager/
Product Line Product Line Manager/Manager/Business Business
Development Development ManagerManager
Reseller/R&D Reseller/R&D Manager/Manager/
Product Line Product Line Manager/Manager/Business Business
Development Development ManagerManager
License AgreementLicense Agreement
Reseller AgreementReseller Agreement
Dev. ContractDev. Contract
AcquisitionAcquisition
MergerMerger
ConsultanConsultantsts
ConsultanConsultantstsBusiness Business
Development Development ConsultantConsultant
Business Business Development Development ConsultantConsultantServicesServices
ExpertiseExpertise
SellersSellersSellersSellers
Product Line Product Line Manager/Manager/
IP Licensing IP Licensing ManagerManager
Product Line Product Line Manager/Manager/
IP Licensing IP Licensing ManagerManagerProductsProducts
TechnologiesTechnologies
PatentsPatents
ExpertiseExpertise
$ 216 B
<10 %
<1%
47/58
SocratenonDistant Web Education Engine
Nenad Nikolić, Milan Milićević, Milan Trajković,
Dragan Milićev, Veljko Milutinović,
and Massimo Desanto
*University of Salerno
48/58
Intranet
Internet
Database Server
Application Server
ClientWeb Browser
Web Server &Application
SQL Server
Web pages
49/58
SSGRROrganizing Conferences via the Internet
Zoran Horvat, Natasa Kukulj, Vlada Stojanovic, Dusan Dingarac, Marjan Mihanovic, Miodrag Stefanovic,Dusan Savic, Bratislav Milic, Zaharije Radivojevic, Ivana Vujovic, and Ivan Toskov,
Veljko Milutinovic, and Frederic Patricelli
*SSGRR, L’Aquila
50/58
2000:
Arno Penzias
2001:
Bob Richardson
2002:
Jerry Friedman
2003:
Harry Kroto
51/58
University of UlmReverse Engineering of
GeForce2-4
Sasa Jandric, Zaharije Radivojevic, Milos Cvetanovic, and Veljko Milutinovic
52/58
010101000001101101
• Developing system control programs (drivers) for GeForce 2-4, for the Plurix operating system
• Main advantage of the GeForce chip (called graphical processor) is the use of 3D accelerating functions
• Reversed engineering is used as a technology for finding previous information on the GeForce chip
53/58
IPSI FhG DarmstadtInternet 3D Gallery
Marinkovic Ivan, Stojanovski Aleksandar, Radakovic Miroslav,
Nikezic Gavro, Skundric Nikola, Milutinovic Darko, Zivic Marko, Anucojic Goran, Vujovic Ivana,
Toskov Ivan, and Milutinovic Veljko
54/58
Dream Search
• Creating Web based art gallery with “look and feel” of the real world exhibitions
• Dynamically generated, with content based search engine (including image recognition)
• Made in ASP.NET using C# as code-behind, and ADO.NET for database access; database server is SQL Server 2000; communication with the database through XML; 3D designed with VRML
55/58
3D MMI
56/58
SummaryThe world’s best journals - IEEE: A European record in ICT (50)
Books with Nobel Laureates (7):
Kenneth Wilson, Ohio (North-Holland) Leon Cooper, Brown (Prentice-Hall) Robert Richardson, Cornell (Kluwer-Academics) Jerome Friedman, MIT (IOS Press)
Herb Simon (Kluwer-Academics) Harold Kroto (?) de Gennes (?)
57/58
The On-Going R+D1) Fraunhofer IPSI, Darmstadt, Germany2) MindMelt CellPhoneGames, Frankfurt, Germany3) StorageTek, Colorado, USA4) Panthesis, Washington, USA