×
Log in
Upload File
Most Popular
Art & Photos
Automotive
Business
Career
Design
Education
Hi-Tech
+ Browse for More
The top documents tagged [nominal delay]
Documents
© 2005 Altera Corporation © 2006 Altera Corporation Placement and Timing for FPGAs Considering Variations Yan Lin 1, Mike Hutton 2 and Lei He 1 1 EE Department,
233 views
Documents
Jan. 2007VLSI Design '071 Statistical Leakage and Timing Optimization for Submicron Process Variation Yuanlin Lu and Vishwani D. Agrawal ECE Dept. Auburn
215 views
Documents
Low Power – High Speed MCML Circuits (II)
74 views