1 Detectors RIT Course Number 1051-465 Lecture N: Lecture Title

1

Detectors

RIT Course Number 1051-465Lecture N: Lecture Title

2

Section Title Slide

3

pn Junction Review

• PN junctions are fabricated from a monocrystalline piece of semiconductor with both a P-type and N-type region in proximity at a junction.

• The transfer of electrons from the N side of the junction to holes annihilated on the P side of the junction produces a barrier voltage. This is 0.6 to 0.7 V in silicon, and varies with other semiconductors.

• A forward biased PN junction conducts a current once the barrier voltage is overcome. The external applied potential forces majority carriers toward the junction where recombinetion takes place, allowing current flow.

• A reverse biased PN junction conducts almost no current. The applied reverse bias attracts majority carriers away from the junction. This increases the thickness of the nonconducting depletion region.

• Reverse biased PN junctions show a temperature dependent reverse leakage current. This is less than a µA in small silicon diodes.

4

N-type

5

Band Diagram: Acceptor Dopant in Semiconductor

• For Si, add a group III element to “accept” an electron and make p-type Si (more positive “holes”).

• “Missing” electron results in an extra “hole”, with an acceptor energy level EA just above the valence band EV.

– Holes easily formed in valence band, greatly increasing the electrical conductivity.

• Fermi level EF moves down towards EV.

EA

EC

EV

EF

p-type Si

6

P-type

7

Conduction in p/n-type Semiconductors

8

9

PN Junction: Band Diagram

• Due to diffusion, electrons move from n to p-side and holes from p to n-side.

• Causes depletion zone at junction where immobile charged ion cores remain.

• Results in a built-in electric field (103 to 105 V/cm), which opposes further diffusion.

• Note: EF levels are aligned across pn junction under equilibrium.

Depletion Zone

electrons

pn regions in equilibrium

holesEV

EF

EC

EF

EV

EF

EC

+++

++++

++++

+––––

––––

––––

p-type

n-type

10

PN Junction: Band Diagram under Bias

• Forward Bias: negative voltage on n-side promotes diffusion of electrons by decreasing built-in junction potential higher current.

• Reverse Bias: positive voltage on n-side inhibits diffusion of electrons by increasing built-in junction potential lower current.

Minority Carriers

Forward Bias Reverse BiasEquilibrium

e–e– e–

Majority Carriers

p-type n-type p-type n-type p-type n-type

–V +V

11

Forward & Reverse Biased

12

PN Junction: IV Characteristics

• Current-Voltage Relationship

• Forward Bias: current exponentially increases.

• Reverse Bias: low leakage current equal to ~Io.

• Ability of pn junction to pass current in only one direction is known as “rectifying” behavior.

/[ 1]eV kToI I e

Reverse Bias

ForwardBias

13

• Current-Voltage Relationship

• Forward Bias: current exponentially increases.

• Reverse Bias: low leakage current equal to ~Io.

• Ability of pn junction to pass current in only one direction is known as “rectifying” behavior.

/[ 1]eV kToI I e

PN Junction: IV Characteristics

14

Doped Silicon

15

Suitable doped silicon bandgaps for detectors

16

Generation & Recombination

• In intrinsic semiconductor– n = p = ni

• ni is strongly temperature dependent• This is because at a give temperature

– Recombination of electrons (ri)= thermal generation rate (gi)

• ri = Bnp = gi (= Bni**2 for intrinsic semiconductor)

17

Photon induced excess carriers

18

Photon induced excess carriers

19

Photon induced excess carriers

20

xx

21

xx

22

xx

23

xx

24

Rate of change of carrier concentration

25

26

27

Diffusion

28

29

30

31

32

PN Junction

33

PN Junction

34

35

36

37

Put it all together …

38

Steps

• PN junction is reversed biased. • Shutter opened and photon enters semiconductor• Interacts with lattice generates minority carrier• Minority carrier diffuses till it reaches vicinity of junction• Junction field drives minority carrier across junction and discharges junction capacitance• At the end of some integration time measure voltage (V2)across junction.• Reset junction voltage to initial reverse bias value and measure its value (V1).• Difference in voltage is proportional to signal.

ΔQ = C1(V1-Vbi) * (V1-vbi) – C2(V2-Vbi) * (V2-Vbi)

39

Designing a junction

40

Dark Signal

41

Slide Title

• xxxxxx

42

Section Title Slide

43

Slide Title

• xxxxxx

44

Section Title Slide

45

Slide Title

• xxxxxx