Embed Size (px)
Citation preview
8/10/2019 10B11EC401
http://slidepdf.com/reader/full/10b11ec401 1/2
DIGITAL ELECTRONICS
(Core Subject)
Course
Code:
10B11EC401 Semester: 3rd, 4th Semester, B.
Tech (ECE)
Credits: 4 Contact Hours: L-3, T-1,P-0
Course Objectives To acquire the basic knowledge of digital logic levels and application of knowledge to understand digit
electronics circuits.
To prepare students to perform the analysis and design of various digital electronic circuits.
Course Outcomes
Have a thorough understanding of the fundamental concepts and techniques used in digital electronics.
To understand and examine the structure of various number systems and its application in digital design.
The ability to understand, analyze and design various combinational and sequential circuits.
Ability to identify basic requirements for a design application and propose a cost effective solution.
The ability to identify and prevent various hazards and timing problems in a digital design.
To develop skill to build, and troubleshoot digital circuits.
Course Contents
Unit Topics References (chapter
number, page no. etc)
Lectures
1. Number System, Binary Codes andBoolean Algebra : Conversion of bases,Representation of negative numbers, 9’s and1’s complement, 10’s and 2’s complement,arithmetic using 2’s complement Hexadecimalcode, weighted codes - BCD, Excess-3 code,Gray Code. Logic gates and Boolean Algebra.
1.
6
2.
Boolean function representation andminimization techniques: Standard andcanonical representation and minimization ofBoolean expressions using Karnaugh map.
2,3 6
3 Combinational Logic Circuits : Half Adder,Full Adder, Half Subtractor, Full Subtractor,Full adder using half adder, BDC Adder. CarryLook ahead, Multipliers. Multiplexer/de-multiplexers, Encoders and Decoders.
4 8
4 Sequential Logic Circuits: Flip Flops: SR, JK,
Master slave JK, T and D. Excitation tables,
5,6 11
8/10/2019 10B11EC401
http://slidepdf.com/reader/full/10b11ec401 2/2
conversion of Flip Flops. State Diagrams,Synchronous and Asynchronous counters,
Design of Sequence Detectors and countersusing flip flops. Shift Registers and their
Applications.
5 Digital Memories: Introduction toSemiconductor Memories, Digital Design withPROM, PLA, PAL.
7 3
6 Analog to Digital & Digital to AnalogConverters: Design of various A to D and D
to A Converters.
17 5
7 Digital Logic Families: Parameters of LogicFamilies. Introduction to logic Families: DTL,RTL, TTL, CMOS.
10 3
8Waveform and wave shaping generator
using IC-555 based: 555 Timer, Astable andmonostable.
19 2
Total Number of Lectures44
Evaluation Schemea) Mid Sem Exam. : 30 marks, (2 hours)
b) Final Sem Exam. : 45 marks, (3 hours)
c) Teacher’s Assessment : 25 marks (continuous)
Total : 100 marks
Teacher’s Assessment (TA)
Distribution of Marks (25)
1. Class Response 5
2. Quiz Tests (4) 103. Attendance 5
4. Assignments 5
Total 25
Text Books1. M. Morris Mano, “Digital Design”, Pearson Education Asia, 3
rd edition.
2. John F wakerly, “Digital Design”, PHI, 3rd
edition
Reference Books1. M. Morris Mano : Digital Logic and Computer Design”, First Indian Reprint, PHI, 2005.
