Upload
sasiit
View
229
Download
0
Embed Size (px)
Citation preview
8/2/2019 23 EMBEDDED GR Ppapag Introduction to ARM Processors
1/19
2009 Acehub Vista Sdn. Bhd . 1
1. Introduction to ARM
Processors
8/2/2019 23 EMBEDDED GR Ppapag Introduction to ARM Processors
2/19
2009 Acehub Vista Sdn. Bhd . 2
Processors Market
In 2007:
13 billion microprocessors were shipped.
3 billion are based on the ARM architecture
embedded processor. 150 million are for the PC, notebook, and
workstation.
By February 2008:
10 billion ARM-based processors have beenproduced.
8/2/2019 23 EMBEDDED GR Ppapag Introduction to ARM Processors
3/19
2009 Acehub Vista Sdn. Bhd . 3
Originally conceived to be a processor for the
desktop system (Acorn)
now entrenched in embedded markets
First well-known product
Apples Newton PDA (1993)
based on an ARM6 core
Significant breakthrough
Apples iPod(2001)
based on an ARM7 core
A Bit of ARM History
8/2/2019 23 EMBEDDED GR Ppapag Introduction to ARM Processors
4/19
2009 Acehub Vista Sdn. Bhd . 4
Processor Architecture
ARM stands for Advanced RISC Machine.
based on Reduced Instruction Set Computer (RISC)architecture
trading simpler hardware circuitry with softwarecomplexity (& size)
but latest ARM processors utilize more than 100instructions
8/2/2019 23 EMBEDDED GR Ppapag Introduction to ARM Processors
5/19
2009 Acehub Vista Sdn. Bhd . 5
ARM Processor
By having relatively simpler hardware, the ARMprocessor is targeted for applications that demand:
low power consumption
i.e. battery powered devices, mobile devices
Biggest market for the ARM processor:
mobile phones and smart phones
8/2/2019 23 EMBEDDED GR Ppapag Introduction to ARM Processors
6/19
8/2/2019 23 EMBEDDED GR Ppapag Introduction to ARM Processors
7/19
2009 Acehub Vista Sdn. Bhd . 7
ARM Processor Main Features
Typical ARM processors: run at a relatively slow clock cycle (few hundred
MHz).
[But new and upcoming family, like the dual-core
Cortex-A9 Osprey is capable of achieving up to 2GHz clock.]
32-bit instructions, with extension to support 16-bitThumb& Thumb-2 instructions.
single unified memory address space (i.e. allperipherals and I/O are accessed like normalmemory, at certain specific memory locations).
relatively low power consumption.
8/2/2019 23 EMBEDDED GR Ppapag Introduction to ARM Processors
8/19
2009 Acehub Vista Sdn. Bhd . 8
ARM Processor Families
a) ARM7TDMI family (E.g. NXPs ARM7) Based on ARMv4T architecture with 3-stage pipeline
supports the 16-bit Thumb instruction set
supports the JTAG Debugger
includes a fast Multiplier to support DSP algorithm
supports the In-Circuit Emulation interface
b) ARM9TDMI family (E.g. Atmels ARM9)
Based on ARMv4T with Harvard cache architecture
5-stage pipeline
ARM920T is based on ARM9TDMI with a memory managementunit (MMU)
8/2/2019 23 EMBEDDED GR Ppapag Introduction to ARM Processors
9/19
2009 Acehub Vista Sdn. Bhd . 9
ARM Processor Families (contd)
c)ARM9E family (E.g. Intels XScale) Based on ARMv5E architecture
Enhanced with DSP instructions
Hardware support of Java bytecodes execution
d) ARM10 family
Based on ARMv5E with MMU
e) ARM11 family
Based on ARMv6 architecture
Supports SIMD instructions
8/2/2019 23 EMBEDDED GR Ppapag Introduction to ARM Processors
10/19
2009 Acehub Vista Sdn. Bhd . 10
ARM Processor Families (contd)
f) Cortex families
Based on ARMv7 architecture
Supports the new Thumb-2 instruction set
Cortex-A: For complex OS based applications
Cortex-R: For real-time embedded applications
Cortex-M: For deeply embedded, microcontroller type
cost sensitive applications
Only executes Thumb-2 codes
8/2/2019 23 EMBEDDED GR Ppapag Introduction to ARM Processors
11/19
2009 Acehub Vista Sdn. Bhd . 11
Processor General Concepts
8/2/2019 23 EMBEDDED GR Ppapag Introduction to ARM Processors
12/19
2009 Acehub Vista Sdn. Bhd . 12
Basic Processor-Based System
Registers Processor
core
Cache/SRAMmemory
Mainmemory
Storagememory
I/OInterface
Address bus, data bus,and bus control signals
8/2/2019 23 EMBEDDED GR Ppapag Introduction to ARM Processors
13/19
2009 Acehub Vista Sdn. Bhd . 13
System Components
The basic components:a) Processor with its associate temporary memory (registers
and cache if available) for code execution
b) Main memory and secondary memory where code and
data are temporary and permanently storedc) Input and output modules that provide interface between
the processor and the user
Connected through an interface bus consists ofAddress, Data, and Control signals
e.g. AMBA bus for the ARM-based processor
8/2/2019 23 EMBEDDED GR Ppapag Introduction to ARM Processors
14/19
2009 Acehub Vista Sdn. Bhd . 14
Memory Hierarchy
A typical processor is supported by: on-board main memory (e.g. SDRAM up to GB)
on-chip or on-die cache memory (e.g. SRAM KB to MB)
on-die registers
Some processors also provide general purpose on-chip
SRAM (e.g. embedded processor) which may beconfigured as SRAM/Cache combination (e.g. TIs DSP)
Typically, a processor also utilizes secondary non-volatilememory
for permanent code and data storage like Flash-basedmemory and hard disk
8/2/2019 23 EMBEDDED GR Ppapag Introduction to ARM Processors
15/19
2009 Acehub Vista Sdn. Bhd . 15
Address Space
Address space of a processor depends on its addressdecoding mechanism
size will depend on the number of address bit used
Depending on the processor design, there may be two typesof address space
one is used by normal memory access
another one is reserved for I/O peripheral registers(control, status, and data)
need extra control signal or special means of accessingthe alternate address space
8/2/2019 23 EMBEDDED GR Ppapag Introduction to ARM Processors
16/19
2009 Acehub Vista Sdn. Bhd . 16
I/O Reg
I/O Reg
Memory
Processor
0x00000000
Refer to the range of address that can be accessed by the
processor determined by the number of address bit utilized in theprocessor architecture.
Some processor families (e.g. ARM) utilize only one address spacefor both memory and I/O devices
i.e. everything is mapped in the same address space
0xFFFFFFFF
I/O
Data
Code
Address Space (contd)
8/2/2019 23 EMBEDDED GR Ppapag Introduction to ARM Processors
17/19
2009 Acehub Vista Sdn. Bhd . 17
Memory Mapped vs I/O Mapped
MemoryAddressSpace
Processor
0x00000000
Some processor families have two address spaces.
E.g. For the x86 processor, memory and I/O devices can bemapped in two different address spaces:
memory address space and I/O address space
0xFFFFFFFF
0x0000
0xFFFF
I/O AddressSpace
I/O Reg
I/O Reg DataCode
Data
Code
8/2/2019 23 EMBEDDED GR Ppapag Introduction to ARM Processors
18/19
2009 Acehub Vista Sdn. Bhd . 18
Memory System Architectures
Two types of information are found in a typical programcode:
i) Instruction codes for execution
ii) Data that is used by the instruction codes
Two classes of memory system design to store
these information:
i. von Neumann architectureii. Harvard architecture
8/2/2019 23 EMBEDDED GR Ppapag Introduction to ARM Processors
19/19
2009 Acehub Vista Sdn. Bhd . 19
0000h
FFFFh
Code
Data
Code
Data
Table
Data
Processor
Single path (bus)for both Code &
Data
The von Neumann architecture utilizes only one memory busfor both instruction fetching and data access
simplifies the hardware and
glue logic design
code and data located
in the same address space
von Neumann Architecture