De tai dien tu so

Embed Size (px)

Citation preview

TRNG I HC KHOA HC T NHIN KHOA: IN T VIN THNG LP : C NHN TI NNG KHA 2009

N MN HC IN T S TI: MCH N GIAO THNG

SINH VIN THC HIN:1. 2. 3. 4. 5. 6. HUNH THI BO 0920005 L QUC LM 0920055 HUNH TN CNG 0920009 T DUY KHIM 0920052 L MINH THNG 0920116 NGUYN H TRUNG TN 0920126 (Thuyt trnh) (Nhm trng)

Ph Trch Mn Hc : PGS.TS

NGUYN HU PHNG

Thng 12/2010

MC LC I. GII THIU II. M T VN TT CC LINH KIN III. PHN TCH H THNG IV. THC HIN V KT QU V. TI LIU THAM KHO

2

I.

GII THIU:

Cng vi s pht trin ca khoa hc v cng ngh, cc thit b in t , ang v s tip tc c ng dng ngy cng rng ri v mang li hiu qu trong hu ht cc lnh vc khoa hc k thut cng nh trong i sng x hi. Khi chng ta i trn cc giao l khng th khng nhn thy cc trm n giao thng, chng gip rt nhiu cho chng ta trong vic duy chuyn trn ng, gim thiu tnh trng kt xe v tai nn giao thng c bit l giao thng Vit Nam. Chnh v l do ny m em chn MCH N GIAO THNG lm n ln ny. ti mch n giao thng ny rt a dng v phong ph, c nhiu loi khc nhau da vo cng dng v phc tp ca n. Do trnh hiu bit v kinh nghim thc t cn non km nn mch ny vn cn nhiu hn ch v thiu st. V vy rt mong c s ng gp kin ca qu thy c v cc bn sinh vin em rt ra nhiu kinh nghim v lm cho mch ny ngy cng hon thin hn

3

II.M T CC LINH KIN:1. IC LM555: 1.1. S chn: 8 7 6 5

LM555 Chn 1: GND 1 2 3 4 Chn 2: Trigger input (ng vo xung ny) Chn 3: Output (ng ra) Chn 4: Reset (hi phc) Chn 5: Control voltage (in p iu khin)Chn 6: Threshold (thm_ngng

Chn 7: Dirchage (x in) Chn 8: +Vcc

1.2 Cu trc:4

8

6

5K

3

55K

2/3Vcc

+ -

6

2

R1/3Vcc3 2 5K + 6

F/F

Q\

NOTOUTPUT T2

3 7

S

1 2 4

T1 Vr=1.4V

Cu phn p gm 3 in tr 5K ni t ngun Vcc xung mass cho ra hai p chun l 1/3Vcc v 2/3Vcc. Op_amp(1) l mch khuch i so snh. Tu thuc vo in p ca chn 6 so vi in p chun 2/3Vcc m c in p cao hay thp lm tn hiu R (reset) iu khin F/F.

5

Op_amp(2) l mch khuch i so snh. Tu thuc in p chn 2 vi in p chun 1/3Vcc m th ra cao hay thp lm tn hiu S (set) iu khin F/F. Mch F/F l loi mch lng n kch mt bn. Khi S mc cao th in p ny kch i trng thi ca F/F lm ng Q ln mc cao v ngQ

xung mc thp. Khi ng Set ang mc

cao xung mc thp th F/F khng i trng thi. Khi ng Reset c in p cao th in p ny kch i trng thi ca F/F lm ngQ

ln mc cao v ng Q xung mc thp. Khi ng

Reset ang mc cao xung thp th mch F/F khng i trng thi. Mch Output l mch khuch i ng ra tng khuch I dng cp cho ti . y l mch khuch i o, c ng vo lQ

ca F/F nn khi

Q

mc cao th ng ra chn 3 ca IC555Q

s c in p thp v ngc li khi s c in p cao.

mc thp th chn 3

Transistor T1 c chn E ni vi in p chun 1.4V l loi PNP nn khi cc B ni ra ngoi chn 4 c in p cao hn 1.4V th T1 ngng dn nn T1 khng nh hng n hot ng ca mch, khi chn 4 c in tr tr s nh thch hp ni mass th T1 dn bo ho ng thi lm mch Output cng dn bo ho v ng ra xung thp.

6

Transistor T2 c cc C h ni ra chn 7. Do chn B c phn cc bi in p Q ca F/F nn khi mc thp. KhiQ

mc cao th T2 bo

ho v cc C ca T2 coi nh ni mass, lc ng ra chn 3 cng Q

mc thp th T2 ngng dn cc C ca T2 b h

lc ng ra chn 3 c in p cao.

2. IC 74HC4017 2.1 S chn :

16

15

14

13

12

11

10

9

40171 2 3 4 5 6 7 8

Chn 3, 2, 4, 7, 10, 1, 5, 6, 9, 11 (Q0 >Q9 : cc ng ra

gii m). Chn 8 : GND Chn 12 (Q5-9 ): ng ra tch lu (tch cc mc thp). Chn 13 (CP1): ng vo xung clock (m xung). Chn 14 (CP0 ): ng vo xung clock (m ln).7

Chn 15 (MR): chn reset (tch cc mc cao).

Chn 16: +Vcc .

2.2 Gin xung:

8

CP0 INPUT

CP1\ INPUT

MR INPUT

Q0 OUTPUT

Q1 OUTPUT

Q2 OUTPUT

Q3 OUTPUT

Q4 OUTPUT

Q5 OUTPUT

Q6 OUTPUT

Q7 OUTPUT

Q8 OUTPUT

Q9 OUTPUT

Q\5-9 OUTPUT

2.3 S chi tit bn trong:

9

2.4 Bn s tht:

MR

CP0

CP1

Hot ng

H L L L L L L

X H L X H

X L X H L

Q0 = =H; Q1->Q9 =L m m Khng thay i Khng thay i Khng thay i Khng thay i

3. in tr: in tr l linh kin th ng c tc dng cn tr c dng v p. in tr c s dng rt nhiu trong cc mch in t. R =/S hoc R=U/I10

Trong l in tr sut ca vt liu

S l thit din ca dy. l chiu di ca dy. 4. T in: T in l mt linh kin th ng cu to ca t in l hai bn cc bng kim loi ghp cch nhau mt khong d gia hai bn t l dung dch hay cht in mi cch in c in dung C. c im ca t l cho dng in xoay chiu i qua, ngn cn dng in mt chiu. Cng thc tnh in dung ca t: C = .S/d l hng s in mi S l in tch b mt t m2 d l b giy cht in mi 5. Diode: Diode c cu to gm hai lp bn dn p-n c ghp vi nhau. Diode ch hoat ng dn dng in t cc anot sang catot khi p trn hai chn c phn cc thun (VP>VN) v ln hn in p ngng. Khi phn cc ngc (VP Q9 s ln lt ln cao ). _ Trn hnh ta c : 3 n bn tri l s l ct n ca ng chnh v 3 n bn phi l n ca ng ph vi thi gian cho cc n l nh sau : n (20s) n vng (5s) n xanh (20s) _ Nh vy ta s c bng trng thi cc n nh sau

Trng hp ng chnh1 2 3 4 XANH VNG

ng ph XANH VNG

_ta s tnh ton sao cho mi xung ca IC LM555 l 5s v n /xanh s c ni vi 4 chn output , n vng s c ni vi 1 output ca IC 4017, c th l : n xanh (ng vi Q0->Q3) n vng (ng vi Q4) n (ng vi Q5->Q8) _Tr li vi IC LM555 c s dng nh mch nh thi khng trng thi bn nn 1 chu k c xc nh theo cng thc sau

T=0.693(R1+2R2)C_ Theo gin xung th cc ng ra s ln lt mc cao trong mi chu k xung ti, tc l Q0 ->Q3 s ln lt mc cao(ln lt output Q1->Q3 c ni n chn B ca transistor ), lc 14

Transistor 1 s dn v dng t trn ngun Vcc chy qua transitor v n s khin cho n s sng trong bn chu k xung clock:

txanh =4Tclock =4.0,693.(R1+2R2).C_ Sau Q4 s mc cao tng t nh trn th n vng s sng v thi gian n vng sng s bng mt chu k xung clock (tvng=Tclock ). _Khi n xanh v n vng ng chnh sng th tng ng n ng ph cng sng. Tc: T=Txanh+Tvng _ Sau Q4 th Q5 ->Q8 s mc cao, n ng chnh s sng trong bn chu k xung clock (t =4Tclock). V chng ta cng lp theo trnh t nh th cho

Lu khi lp mch : trng hp 1 : ta thy chn E ca transistor ca transistor c ni vi n xanh ca ng chnh v n ca ng ph , tng t cho trng hp 2 . Nh vy ta s c hnh sau

Hnh 115

Nu ni nh hnh v trn th trong thi gian t Q1->Q3 c n xanh , n vng ca ng chnh v n ca ng ph s cng sng , nh vy l khng ng . Do chng ta s dung diode cn dng khng cn thit . Lc mch s c lp nh hnh 2 di y v trnh c trng hp c 3 n cng sng nh ni :

Hnh 2 p dng tng t cho cc trng hp cn li ta s c c mch n hon chnh . Ch thm cc in tr cn thit hn ch dng qua n led trnh lm hng n trong qu trnh s dng .

16

IV. THC HIN V KT QUQu trnh lm mch c nhm chng em thc hin theo cc bc nh sau: Bc 1 : thit k mch v m phng trn proteus Bc 2: dng orcad 9.2 v capture v layout. Bc 3 : in layout hon tt ra giy thuc v dung bn i i dnh mch layout ln board ng. Ngm nc ly i lp giy khng cn thit . Bc 4 : dng dung dich FeCl3 lm tri i lp ng nhng ch d, sau vi pht s c mt mch in hon chnh . Bc 5: tin hnh khoan v hn chn linh kin vo mch. Bc 6 : test v hon chnh cc yu t thm m .

V.TI LIU THAM KHO1. Mch s PGS.TS Nguyn Hu Phng, 2001 2. Digital fundamentals. Thomas L. Floyd . 3. S chn link kin bn dn Dng Minh Tr , 2007 4. dientuvietnam.net 5. dientuvienthong.net

17

18