Samsung Bremen-l Rev 1.0 Www.mycomp.su

THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS SAMSUNG ELECTRONICS COS PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS EXCEPT AS AUTHORIZED BY SAMSUNG.

SAMSUNG PROPRIETARY

4 2

3

1

D

D

Bremen-LCPU :Intel Penryn Chip Set :Intel Cantiga & ICH9M Remarks : Montevina Platform Model Name : Bremen-L PBA Name : MAIN PCB Code : GCE : NAN : HAN :B

C

- - This Document can not be used without Samsung's authorization -

8. Block Diagram and Schematic

Dev. Step Revision T.R. DateDesign

: PV : 1.0 : 2009.10.27CHECK

APPROVAL

g un al ms nti Sa de nfi CoDRAW DATE

C

B

AJun PARKCHECK DEV. STEP

A10/10/2008 YM.AHN PV

TITLE

MAIN

ELECTRONICS

Owner : SEC Mobile R & D4

Signature :3

X2

APPROVAL

REV

HJ.KIMMODULE CODE LAST EDIT

1.0

COVER

PART NO.

BA41-xxxxxA

October 27, 2009 14:27:43 PM

PAGE

1

OF

59

1

D:/users/mobile24/mentor/Bremen-L/PV/Bremen-L_MAIN

R530/R730

Bremen-L

SAMSUNG

8-1


SAMSUNG PROPRIETARY

4 3

2

1

FAN

CLOCKPage 8 CPU ThermistorEMC2112 CK-505M

D Page 8 Page 9~11FSB ~1067MHz

Page 12

Intel Pentium Intel Core2Duo

BREMEN-L /UL BLOCK DIAGRAM

D

LED LCD 17.3" HD+ / 15.6"LVDS(15" Single, 17" Dual)

Page 36

Page 37

CRT

C



ANT TBD

B

3-in-1

g g g un al un al un al ms nti ms nti ms nti Sa de Sa de Sa de nfi nfi nfi Co Co CoExternal Cantiga-PM45 Cantiga-GM45Dual channel DDR II 800 Channel B (Reverse)

Channel A (Reverse)

DDR2-SODIMM x 2

Page 18~19

Internal Cantiga-GL40

BREMEN-UL

nVidia N11M-GEP2

gDDR3Page 13~17 Page 20~24

C

Page 25~28

Single USB Port

P 4, 6

USB 2.0

SATA

SATA0

2.5" HDD

Dual USB Port

Page 44

Bluetooth

P5

ICH9-M

SATA1

FFC

12.7mm ODD

Page 44

0.3M

P 8(17") P 9(15")

PCIe

PEX1

WLAN

( Half Type)

PEX4

CARDREADER

Page 43

ALCOR AU6336

P4

RTC

Page 42

Page 30~34

10/100 LAN Controller RTL8040

RJ45

B

SPI ROM

Transformer

Page 41

High Definition

Page 35

16Mbit

MICOM MEC1308

TOUCHPAD

SENTELIC

Page 45

ALC269

For 17" For 15"

Page 39~40

Space bar

A

L

R

KEYBOARDPage 46DRAW DATE TITLE


9/23/2008 YM.AHNAPPROVAL REV

Bremen-LPV HJ.KIMMODULE CODE LAST EDIT

SAMSUNG1.0 undefined

MAIN

ELECTRONICS

BLOCK DIAGRAM

PART NO.

BA41-xxxxxA

October 27, 2009 14:27:43 PM

PAGE

2 4 3 2

OF

59

1


8-2

R530/R730


SAMSUNG PROPRIETARY

4

3

2

1

BOARD INFORMATION

D

SCHEMATIC ANNOTATIONS AND BOARD INFORMATIONI C / SMB Address2

D

Voltage RailsAddress Master SMBUS Master D2h A0h A4h Clock, Unused Clock Output Disable 1101 001X 1010 000X 1010 001X Master 0001 011X 0111 101X 16h 7Ah Hex Bu s Power Rail VDC_ADPT VDC VDC_CHG PRTC_BAT P5.0V_ALW P12.0V_ALW P1.7V_VREF P2.0V_VREF P5.0V_VREF_FILT Descriptions Power Rail Primary DC system power supply (9 to 19V) P1.05V_PEG P5.0V P3.3V P1.05 P0.9V P5.0V_AUX P3.3V_AUX P1.8_AUX CPU_CORE

Devices ICH9M CK-505M (Clock Generator) SODIMM0 SODIMM1 MICOM BATTERY EMC2102

CPort Number 0 UHCI_0 1 2 3 4 5 UHCI_1 USB PORT (LEFT) UHCI_4 CARD READER(AU6336) BLUETOOTH(TBD) CAMERA(17") CAMERA(15") UHCI_2 ASSIGNED TO USB PORT (RIGHT, SUB) Port Number 6 UHCI_3 7 8 9 UHCI_5 10 11 ASSIGNED TO USB PORT (RIGHT, SUB)

USB PORT Assignation



SATA AssignationPort Number SATA0 SATA2 HDD SATA1 SATA3 ASSIGNED TO Port Number

B

PCI EXPRESS AssignationPort Number PCIe1 PCIe3 WLAN ASSIGNED TO Port Number PCIe2 PCIe4

Crystal / OscillatorTYPE Crystal Crystal Crystal Crystal PREQUENCY 32.768KHz 10MHz 14.318MHz 25MHz DEVICE ICH9-M MICOM CLOCK-Generator LAN

g g g un al un al un al ms nti ms nti ms nti Sa de Sa de Sa de nfi nfi nfi Co Co CoCharger Reference Voltage Source 3.3V supply for the RTC well. 5.0V always power well 12.0V always power well Power Chip Reference Power Chip Reference Power Chip Reference P3.3V_MICOM Output voltage of RT8205AGQW (if VDC is removed, it will be off) LCD_VDD3V 3.3V (LED LCD) AUD_P5V P4.75V_AUD KBC3_CHG4.2V To charge battery P5.0V_STB P5.0V_ODD P1.2V_LAN P2.5V_LAN Internal Regulators Power of LAN Controller P3.3V_MCD 3.3V (3-in-1 Socket) EGFX_CORE P1.5V P1.5_AUX P1.8V ASSIGNED TO ODD ASSIGNED TO Wired LAN -

Descriptions

P1.05V (Direct Media Interface Compensation) 5.0V Power Rail (off in S3-S5) 3.3V Power Rail (off in S3-S5) 1.05V Power Rail (off in S3-S5) DDR2 Termination 5.0V Power Rail (off in S4-S5) 3.3V Power Rail (off in S4-S5) 1.8V Power Rail (off in S4-S5) Core Voltage for CPU

5.0V supply for Audio Auido Analog Voltage

C

To charge USB device at sleep status 5.0V supply at SUB_ODD Board

nVidia Graphic Chip power 1.5V Power Rail (off in S3-S5) 1.5V Power Rail (off in S4-S5) 1.8V Power Rail (off in S3-S5)

Power source of External

B

REVISION HISTORY

USAGE

See rev notes for more information.DRAW DATE

A


TITLE


PV HJ.KIMMODULE CODE LAST EDIT

MAIN1.0 undefined

ELECTRONICS

BOARD INFO

PART NO.

BA41-xxxxxA

October 27, 2009 14:27:43 PM

PAGE

3 4 3 2

OF

59

1


R530/R730

Bremen-L

SAMSUNG

8-3


SAMSUNG PROPRIETARY

4

3

2

1

POWER DIAGRAMKBC3_SUSPWR (CHP3_S4_STATE*) KBC3_PWRON

D

D

(CHP3_SLPS3*)

KBC3_VRON

AC ADAPTER RT8205 DC BATTERY P3.3V_MICOMSPI ROM, MICOM, LEDs

VDCP5.0V_STB

C

P12.0V_ALW APW7141



APW7141

TPS51620B

SC471

S5-S4A

g g g un al un al un al ms nti ms nti ms nti Sa de Sa de Sa de nfi nfi nfi Co Co CoUSB, Swithched Power GL40

P5.0V_ALW

P5.0V_AUX

P5.0V

EMC2112 GL40 CRT HDD

ODD TOUTCHPAD CAMERA FAN

P5.0V_AUD

ALC269Q

P3.3V_AUX

ICH9M, LED, Wire LAN, LED LCD RTL8103EL, EMC2112

P3.3V

P3.3V_MCD

CK505M 80 PORT LED LCD GL40 ALC269Q DDR2 AU6336 ICH9M 3-in-1 Socket

WLAN LEDs HDD MICOM LID SW

C

P1.8V_AUX

P1.8V

N11M-GE

GL40, DDR II

P0.9V

DDR II Termination

P1.5V

PENTIUM CPU gDDR3 ICH9M CK505M GL40 ALC269Q

P1.05V

PENTIUM CPU GL40 ICH9M

CPU_CORE

PENTIUM CPU

P1.2V_LAN P2.5V_LAN

88E8040

B

EGFX_CORE

N11M-GE

S3

S0DRAW DATE TITLE





MAIN

ELECTRONICS

POWER DIAGRAM

PART NO.

BA41-xxxxxA

October 27, 2009 14:27:43 PM

PAGE

4 4 3 2

OF

59

1


8-4

R530/R730


SAMSUNG PROPRIETARY

4 3

2

1

22) KBC3_CPURST# PRTC_BAT D 25) PLT3_RST#

22 12 ICH9-M9) P3.3V_AUX 16) P3.3V 17) P1.5V 18) P1.05V

RTC BatteryPRTC_BAT CHP3_RTCRST#

1

POWER SEQUENCECK-505M

POWER S/W12) KBC3_RSMRST#

4) P3.3V_MICOM 16) P3.3V 11) CHP3_SLPS5#/4#/3#

21

16) P1.5V 17) P3.3V

9) P3.3V_AUX

15) P5.0VSheet 12

EMC21112

D

1113 2325) CHP3_SUSSTAT#

21) CLK3_PWRGD

Sheet 8

4) P3.3V_MICOM

MX25L 2) VDC

KBC14) KBC3_PWRBTN# 23) KBC3_PWRGD 6) KBC3_PWRSW#

9) P3.3V_AUX

LCD_VDD3V

Sheet 35

620) VRM3_CPU_PWRGD 7) KBC3_SUSPWR 14) KBC3_PWRON CSheet 45

(KBC3_VRON) 2) VDC

** KBC3_USBCHG **

ADAPTER

4) P3.3V_MICOMVDC_ADPT / VDC_CHG


BQ2475110 KOHM 10 KOHM

10) P1.8V_AUX


2) VDC

2

MEM1_VREF

2-1) P12.0V_ALW

B 3) P5.0V_ALW0 OHM

3P3.3V_AUX & P5V_ALW

9) P3.3V_AUX 8) P5.0V_AUX

9 8

RT82055) P5.0V_STB 4) P3.3V_MICOM

5

4

9) P3.3V_AUX 14) KBC3_PWRON 8) P5.0V_AUX A 14) KBC3_PWRON 14-1) KBC3_PWRON_INV# 10) P1.8V_AUX 14) KBC3_PWRON 4 AO6409LSheet 56

AO6409LSheet 56

16) P3.3V

16

g g g un al un al un al ms nti ms nti ms nti Sa de Sa de Sa de nfi nfi nfi Co Co CoVRMPWRGD

VDD_LED 16) P3.3V

LED LCD

Sheet 36

7

25

PWROK

24) CPU1_PWRGDCPU

24

15) P5.0V 15) P5.0V

CRT

Sheet 37

P5.0V_AUD

P5.0V_AUD 26) PLT3_RST#

14

26

P4.75V_AUD 17) P1.5VSheet 30~34

ALC 269 20) VRM3_CPU_PWRGD

16) P3.3V

Sheet 39

CP1.8V_AUX

9) P3.3V_AUX

88E8040

7) KBC3_SUSPWR

7) KBC3_SUSPWR

APW7141

10) P1.8V_AUX

10

Sheet 41

Sheet 52

19) CPU_CORE

16) P3.3V 2) VDCP1.5V

AU6336 17) P1.5V 17) P1.5V

P3.3V_MCD

BATTERY

14) KBC3_PWRON

APW7141

17

CPU

Sheet 42

18) P1.05V

16) P3.3VSheet 53 Sheet 9~11

27

WLAN

Sheet 43

2) VDC

P1.5V

27) CPU1_CPURST#

14) KBC3_PWRON

APW7141

18) P1.05V

18

23) KBC3_PWRGD

15) P5.0VPWROK CL_PWROK

ODDSheet 53

Sheet 44

26) PLT3_RST#

16) P3.3V 8) P5.0V_AUXP0.9V

14) KBC3_PWRON

APL5336

P0.9V

18) P1.05V

PM45

15) P5.0V 10) P1.8V_AUX

2.5" HDD

B

Sheet 44

Sheet 52

17) P1.5V

15) P5.0V 16) P3.3VSheet 13~17

TOUCHPAD CHP3_DPRSLPVR

Sheet 46

CPU1_DPRSTP#

4) P3.3V_MICOM 16) P3.3V 10) P1.8V_AUXCPU_CORE

9) P3.3V_AUX 2) VDC 19) CPU_CORE

LED

Sheet 47

AP4435GMSheet 56

15) P5.0V

15

19) VCCP3_PWRGD GCORE3_PWRGD

TPS51620

19

MEM1_VREF

DDR2

16) P3.3V

Sheet 18~19

Sheet 43

20) VRM3_CPU_PWRGD

202) VDC 14) KBC3_PWRON P1.8V (After P1.05V)EGFX_COREDRAW DATE

AJun PARK 9/23/2008

14-1

TITLE

SC4713

EGFX_CORE (Between P3.3V & P1.5V)

CHECK

DEV. STEP

YM.AHNAPPROVAL REV


MAIN1.0 undefined

ELECTRONICS

POWER SEQUENCE

PART NO.

BA41-xxxxxA

October 27, 2009 14:27:43 PM

PAGE

5 2

OF

59

1


R530/R730

Bremen-L

SAMSUNG

8-5

THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS SAMSUNG ELECTRONICS COS PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS EXCEPT AS AUTHORIZED BY SAMSUNG. P3.3V FS(2:0) 266 MHz CLK0_HCLK/CLK#

SAMSUNG PROPRIETARY

4

3

2

1

CLOCK DISTRIBUTIONCPU FSB266 MHz CLK0_HCLK1/HCLK1#

DCLK3_PWRGD* ITP_EN CPU_STP*

MUX

1Main PLL SSC100 MHz (SRC0) CLK1_DREFSSCLK/DREFSSCLK#

BSEL

D

667/800 MHz333/400 MHz CLK1_MCLK0/0# 333/400 MHz CLK1_MCLK1/1#

100 MHz (SRC4)

96 MHz SS(96/100) SEL 100 MHz

C

CK-505M (w/ CLKREQ* & SSDC) xSLG8SP513r05)

PLL3 SSC100 MHz (SRC 6,9)



100 MHz (SRC 3)

48MHz PLL MUX

48 MHz

100 MHz (SRC 2)

14.318 MHz 33 MHz

B

PCI_STP*

33 MHz Buffer

33 MHz

CLK3_PCLKMICOM

g g g un al un al un al ms nti ms nti ms nti Sa de Sa de Sa de nfi nfi nfi Co Co CoPCI Express GfxMUXMCH3_CLKREQ#

HPLL MPLL

SODIMM #0 Cantiga MCH333/400 MHz CLK1_MCLK3/3#

PEG

CLK1_MCH3GPLL/MCH3GPLL#

PCIE PLL

333/400 MHz

CLK1_MCLK4/4#

SODIMM #1DPLLA

CLK1_DREFCLK/DREFCLK#

CLK1_DREFSSCCLK/DREFSSCCLK#

DPLLB

MIN3_CLKREQ*#

100 MHz (SRC 6)

CLK1_MINIPCIE/MINIPCIE#

DMI

WLAN

C

CLK1_PCIEICH/PCIEICH#

PCIEPLL

CLK3_USB48

ICH9-M

LOM3_CLKREQ*#

100 MHz (SRC 9)

CLK1_PCIELOM/PCIELOM#

USBPLL

WIRED LANCHP3_SATACLKREQ# CLK1_SATA/SATA#

25 MHzSATAPLL

CLK3_PCLKICH

32.768 KHz OSC

AUD3_BCLK

HD Audio

B

KBC

10 MHz

RTC Clock 32.768 KHz

KBC3_SPI_CLK

17.86 MHz

SPI

A

14 MHz OSC

A

14.318 MHz

Page 8

DRAW

DATE

TITLE

Jun PARKCHECK DEV. STEP




MAIN

ELECTRONICS

CLOCK DIAGRAM

PART NO.

BA41-xxxxxA

October 27, 2009 14:27:43 PM

PAGE

6 4 3 2

OF

59

1


8-6

R530/R730


SAMSUNG PROPRIETARY

4

3

2

1

D

THERMAL SENSOR & FAN CONTROL

D

C56210000nF-X5R 6.3V 100nF 10V 100nF 10V

C

P3.3V_AUX FAN5_VDD7-B2


R56810K 1%

FAN3_FDBACK#


B

SHDN_SEL MODE 0 HIGH Z 1

ADDRESSS_SEL MODE 0 HIGH Z 1

g g g un al un al un al ms nti ms nti ms nti Sa de Sa de Sa de nfi nfi nfi Co Co CoP5.0V P3.3V_AUX P3.3V P3.3V_AUX nostuff10K 1%1%

49.9

10K 1%

10K 1% 10K 1%

R567

Check if PU is doubled to Micom Side.

C559

THM3_VDD_5V_MN

C564

THM3_VDD_3V_MN

nostuff nostuff

R549 R548

R550

1 16 19

U503 EMC2112-BP-TR

R558

VDD_3V VDD_5V_1 VDD_5V_2

SMDATA SMCLK

14 15

19-D1,44-B3 19-D1,44-B3

KBC3_THERM_SMDATA KBC3_THERM_SMCLK

1000nF-X5R 6.3V

C1048

To remove glitch when system is booted up.ALERT# SYS_SHDN# 12 831-C3,44-C3 44-D1

C9 RESET#

THM3_ALERT# THM3_STP#

7-B2

17 18 20

FAN_1 FAN_2 TACH

DN1 DP1

2 3

C565

9-C4

CPU2_THERMDC

DP3_DN2 DN3_DP2

4 THM3_THERMDN_MN 5 THM3_THERMDP_MN

2.2nF

50V

9-C4

CPU2_THERMDA

10mil width and 10mil spacing. For Intel 45nm(From penryn)10

R578

0

19-D2

ADDR_SEL

2

3

GFX3_THERMDNTHM3_SHDN_SEL_MN THM3_TRIP_SET_MN

6 7

SHDN_SEL TRIP_SET

CLK

11

C566

R566

0

R564

nostuff

1%

1.5K

GND THERMAL_PAD

13 21

2.2nF 50V

1

3

MMBT3904 Q12

2.2nF 50V

C615

1

Q506 MMBT3904

2

R579

0

19-D2

GFX3_THERMDP1209-001887

Opposite side of CPU.

Opposite side of GPU.

TRIP_SET 1500 : 95 degree SMBUS Address 7Ah

nostuff nostuff nostuff nostuff

BP3.3V M504 HEAD DIA LENGTH

Line Width = 20 mil

R43

10K

1%

BA61-01090A

M502 HEAD DIA LENGTH INTEL TR MODE J2 HDR-4P-1R-SMD

BA61-01090A

M503 HEAD DIA LENGTH

BA61-01090A

M505 HEAD DIA LENGTH

BA61-01090A

AMD CPU/DIODE MODE

FAN5_VDD

7-C3

EXT.DIODE 2 MODE

FAN3_FDBACK#

7-C3

C62

5 6

10000nF-X5R 6.3V

1 2 3 4 MNT1 MNT2

3711-000456

0101 111xb 0111 101xb (7A) 0101 110xb

To support heatsink

ADESIGN DATE


TITLE



THERMAL SENSOR1.0

ELECTRONICS

THERMAL SENSOR EMC2112

PART NO.

BA41-xxxxxA

October 27, 2009 14:27:43 PM

PAGE

7 4 3 2

OF

59

1


R530/R730

Bremen-L

SAMSUNG

8-7


SAMSUNG PROPRIETARY

4

3

2

1

D

D

P1.05V

CPU1_A#(16:3) 3 4 5 6 7 8 9 10 11 12 13 14 15 16

12-D1

CPU1-1 PENRYNJ4 L5 L4 K5 M3 N2 J1 N3 P5 P2 L2 P4 P1 R1 M1 A3# A4# A5# A6# A7# A8# A9# A10# A11# A12# A13# A14# A15# A16# ADSTB0# ADS# BNR# BPRI#CPU1_ADS# CPU1_BNR# CPU1_BPRI#12-C1 12-C1 12-C1

1/4 H1 E2 G5 F112-C1

0 ADDR GROUP

BR0#CPU1_BREQ#

DATA GRP 0

CONTROL

CCPU1_ADSTB0# CPU1_A#(35:17) 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 3512-D1 12-C1

IERR# INIT#29-C1

D20 B3CPU1_IERR#_MN

CPU1_INIT#

DATA GRP 2

DEFER# DRDY# DBSY#CPU1_DEFER# CPU1_DRDY# CPU1_DBSY#

H5 F21 E112-C1 12-B1 12-B1

LOCK# RESET# RS0# RS1# RS2# TRDY#12-A1 12-A1 12-A1 12-B1 12-B1 12-B1

H412-B1



CPU1_ADSTB1#

12-C1

Y2 U5 R3 W6 U4 Y5 U1 R4 T5 T3 W2 W5 Y4 U2 V4 W3 AA4 AB2 AA3 V1 A17# A18# A19# A20# A21# A22# A23# A24# A25# A26# A27# A28# A29# A30# A31# A32# A33# A34# A35# ADSTB1# HIT# HITM# A20M# FERR# IGNNE# ICH STPCLK# LINT0 LINT1 SMI# REQ0# REQ1# REQ2# REQ3# REQ4# D5 C6 B4 A3 K3 H2 K2 J3 L1 A6 A5 C4 G6 E4 1 ADDR GROUP0 1 2 3 40143854500|bga_479p_sock

C1 F3 F4 G3 G2

B

CPU Socket : 3704-001153

g g g un al un al un al ms nti ms nti ms nti Sa de Sa de Sa de nfi nfi nfi Co Co CoR57156CPU1_D#(15:0)12-D4

CPU1-2 PENRYN

CPU1_LOCK#

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 1512-B4

CPU1_RS0# CPU1_RS1# CPU1_RS2# CPU1_TRDY#

CPU1_CPURST#

CPU1_DSTBN0# CPU1_DSTBP0# CPU1_DBI0# CPU1_D#(31:16)

12-B1 12-B1 12-B1 12-D4

E22 F24 E26 G22 F23 G25 E25 E23 K24 G24 J24 J23 H22 F26 K22 H23 J26 H26 H25

2/4

D0# D1# D2# D3# D4# D5# D6# D7# D8# D9# D10# D11# D12# D13# D14# D15# DSTBN0# DSTBP0# DINV0#


Y22 AB24 V24 V26 V23 T22 U25 U23 Y25 W22 Y23 W24 W25 AA23 AA24 AB25 Y26 AA26 U22

32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47

12-D4

CPU1_D#(47:32)

C

CPU1_HIT# CPU1_HITM#

DATA GRP 1

29-B1

CPU1_STPCLK#

29-C1

29-B1 29-B1 12-B1

CPU1_NMI CPU1_SMI# CPU1_REQ#(4:0)

CPU1_INTR

CPU1_DSTBN1# CPU1_DSTBP1# CPU1_DBI1#

12-B1 12-B1 12-B1

DATA GRP 3

29-C1 29-C1 29-C1

CPU1_A20M# CPU1_FERR# CPU1_IGNNE#

16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

N22 K25 P26 R23 L23 M24 L22 M23 P25 P23 P22 T24 R24 L25 T25 N25 L26 M26 N24



AE24 AD24 AA21 AB22 AB21 AC26 AD20 AE22 AF23 AC25 AE21 AD21 AC22 AD23 AF22 AC23 AE25 AF24 AC20

12-B1 12-B1 12-B1 12-D4

48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

CPU1_DSTBN2# CPU1_DSTBP2# CPU1_DBI2# CPU1_D#(63:48)

12-B1 12-B1 12-B1

CPU1_DSTBN3# CPU1_DSTBP3# CPU1_DBI3#

0143854500|bga_479p_sock

B

M501 SUPLECODE

1 MNT1 2 MNT2 3 MNT3 4 MNT4

BA75-01937A

CPU bracket

ADRAW DATE TITLE





CPU

ELECTRONICS

PENRYN (1/3)

PART NO.

BA41-xxxxxA

October 27, 2009 14:27:43 PM

PAGE

8 4 3 2

OF

59

1


8-8

R530/R730


SAMSUNG PROPRIETARY

4

3

2

1

H CLK

DCPU1_SLP# CPU1_DPSLP# CPU1_DPRSTP# CPU1_DPWR# CPU1_PWRGDCPU CPU1_PSI# CPU1_VID(6:0)SLP# DPSLP# DPRSTP# DPWR# PWRGOOD PSI# VID_6 VID_5 VID_4 VID_3 VID_2 VID_1 VID_012-B4 29-C1 13-B1,29-C1 54-C4 12-B1 29-C1 54-D4 54-C4

CLK0_HCLK0 CLK0_HCLK0#BCLK0 BCLK1 VCCP_1 VCCP_2 VCCP_3 VCCP_4 VCCP_5 VCCP_6 VCCP_7 VCCP_8 VCCP_9 VCCP_10 VCCP_11 VCCP_12 VCCP_13 VCCP_14 VCCP_15 VCCP_16100nF 10V

11-C1 11-C1

A22 A21 VCCA_1 VCCA_2 K6 J6 M6 N6 T6 R6 K21 J21 M21 N21 T21 R21 V21 W21 V6 G2110nF 25V10000nF-X5R 6.3V

CPU1-3 PENRYN 3/4P1.5VB26 C26

C582

C580

D7 B5 E5 D24 D6 AE6 AE2 AF3 AE3 AF4 AE5 AF5 AD6

CPU Core Voltage TableActive Mode

D

IMVP-6

P1.05V R572562.5V7-C2 7-C2 13-B1,29-B1 100nF 10V 100nF 10V

6 5 4 3 2 1 0

Active/Deeper Sleep Dual Mode RegionVID(6:0) Voltage VID(6:0)

P1.05V C560 C557 C563 C569 C571 C5670 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1.5000 V 1.4875 V 1.4750 V 1.4625 V 1.4500 V 1.4375 V 1.4250 V 1.4125 V 1.4000 V 1.3875 V 1.3750 V 1.3625 V 1.3500 V 1.3375 V 1.3250 V 1.3125 V 1.3000 V 1.2875 V 1.2750 V 1.2625 V 1.2500 V 1.2375 V 1.2250 V 1.2125 V 1.2000 V 1.1875 V 1.1750 V 1.1625 V 1.1500 V 1.1375 V 1.1250 V 1.1125 V 1.1000 V 1.0875 V 1.0750 V 1.0625 V 1.0500 V 1.0375 V 1.0250 V 1.0125 V 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0

Deeper Sleep/Extended Deeper Sleep Dual Mode Region

CPU2_THERMDA P1.05V CPU2_THERMDC CPU1_THRMTRIP#1K AD26 GTLREF COMP3 COMP2 COMP1 COMP0 VCCSENSE VSSSENSE TEST1 TEST2 TEST3 TEST4 TEST5 TEST6 TEST70143854500|bga_479p_sock

THERMAL

CPU1_PROCHOT#_MN

D21 A24 B25 C7 PROCHOT# THRMDA THRMDC THERMTRIP# BSEL2 BSEL1 BSEL0 TCK TDI TDO TMS TRST# DBR# AC5 AA6 AB3 AB5 AB6 C209-A4 9-A4 11-C4,12-A3 11-C4,12-A3 11-C4,12-A3

R519

1% CPU1_GTLREF_MN

CPU1_BSEL2 CPU1_BSEL1 CPU1_BSEL0 R538 R531 R553 R55554.9 1%CPU1_COMP3_MN 27.4 1%CPU1_COMP2_MN 54.9 1%CPU1_COMP1_MN 27.4 1%CPU1_COMP0_MN10-C4,54-A4 10-B4,54-A4

XDP/ITP SIGNALS

C21 B23 B22

C1%10V

R5172K

C531 100nF nostuff CPU1_VCCSENSE CPU1_VSSSENSERSVD AF7 AE7 C23 D25 C24 AF26 AF1 A26 C3 RSVD_1 RSVD_2 RSVD_3 RSVD_4 RSVD_5 RSVD_6 RSVD_7 RSVD_8 RSVD_9 M4 N5 T2 V3 B2 D2 D22 D3 F6 Y1 AA1 U26 R26

SI team request



CPU Socket : 3704-001153BP1.05V FSC 0 0 054.9 1%

FSB 0 1 1

FSA 0 0 1

FRQ 266M 200M 166M

near the CPU R524 R526

9-C3 9-C3 9-C3 9-C3

CPU1_TDI CPU1_TMS CPU1_TCK CPU1_TRST#

BSELFSB 1067 MHz FSB 800 MHz

54.9 1%

54.9 1%

g g g un al un al un al ms nti ms nti ms nti Sa de Sa de Sa de nfi nfi nfi Co Co CoEC502 220uF100nF 10V 100nF 10V 100nF 10V

Voltage

VID(6:0)

Voltage

PREQ# PRDY# BPM3# BPM2# BPM1# BPM0#

AC1 AC2 AC4 AD1 AD3 AD4

nostuff nostuff -> delete and change layout (ECAE)

nostuff

CPU1_TCK CPU1_TDI

9-A4 9-A4 31-D3

CPU1_TMS CPU1_TRST# ITP3_DBRESET#

0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0

0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0

1.0000 V 0.9875 V 0.9750 V 0.9625 V 0.9500 V 0.9375 V 0.9250 V 0.9125 V 0.9000 V 0.8875 V 0.8750 V 0.8625 V 0.8500 V 0.8375 V 0.8250 V 0.8125 V 0.8000 V 0.7875 V 0.7750 V 0.7625 V 0.7500 V 0.7375 V 0.7250 V 0.7125 V 0.7000 V 0.6875 V 0.6750 V 0.6625 V 0.6500 V 0.6375 V 0.6250 V 0.6125 V 0.6000 V 0.5875 V 0.5750 V 0.5625 V 0.5500 V 0.5375 V 0.5250 V 0.5125 V 0.5000 V

Active DPRSLPVR 0 1 DPRSTP* 0 or 1 PSI2*

Deeper Slp DPRSLPVR 1 DPRSTP* 0 PSI2* 0 or 1

1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1

0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1

0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0 1 1 0 0 1 1

1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1

0.4875 V 0.4750 V 0.4625 V 0.4500 V 0.4375 V 0.4250 V 0.4125 V 0.4000 V 0.3875 V 0.3750 V 0.3625 V 0.3500 V 0.3375 V 0.3250 V 0.3125 V 0.3000 V 0.2875 V 0.2750 V 0.2625 V 0.2500 V 0.2375 V 0.2250 V 0.2125 V 0.2000 V 0.1875 V 0.1750 V 0.1625 V 0.1500 V 0.1375 V 0.1250 V 0.1125 V 0.1000 V 0.0875 V 0.0750 V 0.0625 V 0.0500 V 0.0375 V 0.0250 V 0.0125 V 0.0000 V 0.0000 V 0.0000 V 0.0000 V 0.0000 V 0.0000 V 0.0000 V 0.0000 V

C

*"1111111" : 0V power good asserted.

54.9 1%

*Yonah Processor (2.33 GHz / 800 MHz : TBD)

GTLREF : Keep the Voltage divider within 0.5" of the first GTLREF0 pin with Zo=55ohm trace. Minimize coupling of any switching signals to this net.

COMP0,2(COMP1,3) should be connected with Zo=27.4ohm(55ohm) trace shorter than 1/2" to their respective Banias socket pins. Pull-down

BSEL0, BSEL1, BSEL2 BSEL0, BSEL2

GND test points within 100mil of the VCC/VSSsense at the end of the line. Route the VCC/VSSsense as a Zo=55ohm traces with equal length. Observe 3:1 spacing b/w VCC/VSSsense lines and 25mil away (preferred 50mil) from any other signal. And GND via 100mil away from each of the VCC/VSS test point vias.

AR518 R521DRAW DATE


TITLE



CPU1.0 undefined

ELECTRONICS

PENRYN (2/3)

PART NO.

BA41-xxxxxA

October 27, 2009 14:27:43 PM

PAGE

9 4 3 2

OF

59

1


R530/R730

Bremen-L

SAMSUNG

8-9


SAMSUNG PROPRIETARY

4 2

3

1

VSS_121 VSS_122 VSS_123 VSS_124 VSS_125 VSS_126 VSS_127 VSS_128 VSS_129 VSS_130 VSS_131 VSS_132 VSS_133 VSS_134 VSS_135 VSS_136 VSS_137 VSS_138 VSS_139 VSS_140 VSS_141

K23 K26 K4 L21 L24 L3 L6 M2 M22 M25 M5 N1 N23 N26 N4 P21 P24 P3 P6 R2 R22

D

D

CPU_CORE

CCPU1_VCCSENSE10000nF-X5R6.3V 10000nF-X5R6.3V 10000nF-X5R6.3V 10000nF-X5R6.3V 10000nF-X5R6.3V 10000nF-X5R6.3V 10000nF-X5R6.3V 9-C4,54-A4

R516100 1%



CPU1_VSSSENSE9-C4,54-A4

R515100 1%

Prodlizer & Cbulk common used(Socket inside)

B

g g g un al un al un al ms nti ms nti ms nti Sa de Sa de Sa de nfi nfi nfi Co Co CoA10 A12 A13 A15 A17 A18 A20 A7 A9 AA10 AA12 AA13 AA15 AA17 AA18 AA20 AA7 AA9 AB10 AB12 AB14 AB15 AB17 AB18 AB20 AB7 AB9 AC10 AC12 AC13 AC15 AC17 AC18 AC7 AC9 AD10 AD12 AD14 AD15 AD17 AD18 AD7 AD9 AE10 AE12 AE13 AE15 AE17 AE18 AE2010000nF-X5R6.3V 10000nF-X5R6.3V 10000nF-X5R6.3V 10000nF-X5R6.3V 10000nF-X5R6.3V 10000nF-X5R6.3V 10000nF-X5R6.3V 10000nF-X5R6.3V

ADRAW DATE TITLE

Y6 Y3 Y24 Y21 W4 W26 W23 W1 V5 V25 V22 V2 U6 U3 U24 U21 T4 T26 T23 T1 R5 R25

VSS_163 VSS_162 VSS_161 VSS_160 VSS_159 VSS_158 VSS_157 VSS_156 VSS_155 VSS_154 VSS_153 VSS_152 VSS_151 VSS_150 VSS_149 VSS_148 VSS_147 VSS_146 VSS_145 VSS_144 VSS_143 VSS_142

A11 A14 A16 A19 A2 A23 A25 A4 A8 AA11 AA14 AA16 AA19 AA2 AA22 AA25 AA5 AA8 AB1 AB11 AB13 AB16 AB19 AB26 AB4 AB8 AC11 AC14 AC16 AC19 AC21 AC24 AC3 AC6 AC8 AD11 AD13 AD16 AD19 AD2 AD22 AB23 AD25 AD5 AD8 AE1 AE11 AE14 AE16 AE19 AE23 AE26 AE4 AE8 AF11 AF13 AF16 AF19 AF2 AF21

VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9 VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 VSS_16 VSS_17 VSS_18 VSS_19 VSS_20 VSS_21 VSS_22 VSS_23 VSS_24 VSS_25 VSS_26 VSS_27 VSS_28 VSS_29 VSS_30 VSS_31 VSS_32 VSS_33 VSS_34 VSS_35 VSS_36 VSS_37 VSS_38 VSS_39 VSS_40 VSS_41 VSS_42 VSS_43 VSS_44 VSS_45 VSS_46 VSS_47 VSS_48 VSS_49 VSS_50 VSS_51 VSS_52 VSS_53 VSS_54 VSS_55 VSS_56 VSS_57 VSS_58 VSS_59 VSS_60

CPU_CORE

CPU_COREVCC_51 VCC_1 VCC_2 VCC_52 VCC_53 VCC_3 VCC_4 VCC_54 VCC_55 VCC_5 VCC_6 VCC_56 VCC_57 VCC_7 VCC_8 VCC_58 VCC_9 VCC_59 VCC_60 VCC_10 VCC_61 VCC_11 VCC_62 VCC_12 VCC_13 VCC_63 VCC_64 VCC_14 VCC_15 VCC_65 VCC_66 VCC_16 VCC_17 0143854500|bga_479p_sock VCC_67 VCC_68 VCC_18 VCC_69 VCC_19 VCC_70 VCC_20 VCC_71 VCC_21 VCC_22 VCC_72 VCC_23 VCC_73 VCC_24 VCC_74 VCC_75 VCC_25 VCC_26 VCC_76 VCC_77 VCC_27 VCC_78 VCC_28 VCC_79 VCC_29 VCC_30 VCC_80 VCC_31 VCC_81 VCC_32 VCC_82 VCC_33 VCC_83 VCC_84 VCC_34 VCC_35 VCC_85 VCC_86 VCC_36 VCC_37 VCC_87 VCC_88 VCC_38 VCC_39 VCC_89 VCC_40 VCC_90 VCC_91 VCC_41 VCC_42 VCC_92 VCC_93 VCC_43 VCC_94 VCC_44 VCC_95 VCC_45 VCC_46 VCC_96 VCC_97 VCC_47 VCC_48 VCC_98 VCC_49 VCC_99 VCC_50 VCC_100 AE9 AF10 AF12 AF14 AF15 AF17 AF18 AF20 AF9 B10 B12 B14 B15 B17 B18 B20 B7 B9 C10 C12 C13 C15 C17 C18 C9 D10 D12 D14 D15 D17 D18 D9 E10 E12 E13 E15 E17 E18 E20 E7 E9 F10 F12 F14 F15 F17 F18 F20 F7 F9

CPU1-4

PENRYN

4/4

VSS_120 VSS_119 VSS_118 VSS_117 VSS_116 VSS_115 VSS_114 VSS_113 VSS_112 VSS_111 VSS_110 VSS_109 VSS_108 VSS_107 VSS_106 VSS_105 VSS_104 VSS_103 VSS_102 VSS_101 VSS_100 VSS_99 VSS_98 VSS_97 VSS_96 VSS_95 VSS_94 VSS_93 VSS_92 VSS_91 VSS_90 VSS_89 VSS_88 VSS_87 VSS_86 VSS_85 VSS_84 VSS_83 VSS_82 VSS_81 VSS_80 VSS_79 VSS_78 VSS_77 VSS_76 VSS_75 VSS_74 VSS_73 VSS_72 VSS_71 VSS_70 VSS_69 VSS_68 VSS_67 VSS_66 VSS_65 VSS_64 VSS_63 VSS_62 VSS_61

K1 J5 J25 J22 J2 H6 H3 H24 H21 G4 G26 G23 G1 F8 F5 F25 F22 F2 F19 F16 F13 F11 E8 E6 E3 E24 E21 E19 E16 E14 E11 D8 D4 D26 D23 D19 D16 D13 D11 D1 C8 C5 C25 C22 C2 C19 C16 C14 C11 B8 B6 B24 B21 B19 B16 B13 B11 AF8 AF6 AF25

C

C540

C541

C542

C543

C544

C545

C546

C547

C526

C573

C576

C574

C575

C527

C577

C578

10000nF-X5R6.3V

B





CPU

ELECTRONICS

PENRYN (3/3)

PART NO.

BA41-xxxxxA

October 27, 2009 14:27:43 PM

PAGE

10 4 3 2

OF

59

1

8-10


R530/R730


SAMSUNG PROPRIETARY

4

3

2

1

CK505MP1.5V P3.3V ->delete and change layout? (ECAE) VDD_SRC_IO10000nF-X5R 10000nF-X5R 10000nF-X5R 10000nF-X5R 10V 10V 10V

D

FSA FSB HOST CLK 266 MHz 333 MHz 200 MHz 400 MHz 133 MHz 100 MHz 166 MHz RSVDVDD_CPU_IO VDD_PLL3_IO VDD_IO6.3V 6.3V

FSC 0 1 0 1 0 1 0 1100nF 100nF6.3V

D

BSEL0 BSEL1 BSEL2

C865

C849

C851

C877

C844

C152

C869

0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1100nF6.3V

4700nF->10uF (Y5V->X5R) B522 BLM18PG181SN1 B521 BLM18PG181SN1 VDD_REF VDD_48 VDD_PCI

nostuff nostuff nostuff

CCLK3_MMC48 CLK3_USB48 CPU1_BSEL0 C1349-C4,12-A3 41-C3 31-A3

R107 R10333 331% 1%

R1002.2K


CPU1_BSEL1 CPU1_BSEL2 R69910K 1% 33 1%

9-C4,12-A3 9-C4,12-A3 31-A3


CLK3_ICH14 CHP3_CPUSTP# CHP3_PCISTP# CLK3_PWRGD CLK3_PCLKICH CLK3_DBGLPC44-B4 13-A1 31-B3 34-A4 30-C2 31-B3 31-C3 31-C3

R689

R69222 22

R693

CLK3_PCLKMICOM

R691 R690 R701

22 475 475 1% 1%

BMCH3_CLKREQ# CHP3_SATACLKREQ# SMB3_CLK SMB3_DATA17-B4,18-B4 31-B4 17-B4,18-B4 31-B4

10K 1%

Y21 2

10K 1%

nostuff nostuff nostuff 14.31818MHz2801-004874

C123

0.018nF50V

C122

0.018nF 50V

CLK REQ CLK REQ A CLK REQ B SATA GMCH

DEVICE

SRC PORT SRC2 SRC4 SRC6 Place 14.318MHz within 500mils of CK-505

A

CLK REQ E CLK REQ F SEL_LCDCLK* LOW HIGH

MINI CARD EXP3_CLKREQ# Pin 20/21 DOT_96/DOT_96# SRC_0/SRC_0#

This part is 64pin QFN package.SRC8 Pin 24/25 PEG_CLK/PEG_CLK# 27M & 27M_SSAPPROVAL

65

g g g un al un al un al ms nti ms nti ms nti Sa de Sa de Sa de nfi nfi nfi Co Co Co10000nF-X5R 10V 10V 10V6.3V

VDD_PLL3 VDD_SRC VDD_CPU

10000nF-X5R

10V

100nF

100nF

100nF

C837

C847

C872

C843

C838

100nF

CLK3_VDD_SRC_IO_MN

CLK3_VDD_REF_MN

P3.3V

U9 SLG8SP513

C834

6.3V

C19 33 43 52 56 27 VDD_IO VDD_SRC_IO1 VDD_SRC_IO2 VDD_SRC_IO3 VDD_CPU_IO VDD_PLL3_IO VDD_REF VDD_48 VDD_PCI VDD_PLL3 4 16 9 23

10K 1%

10K 1%

nostuff

R684

R683

0.022nF 50V

nostuff

55

NC

VDD_SRC VDD_CPU

46 62

CLK3_USB48_R_MN

CLK3_ICH14_R_MN

17 64 5

USB_FS_A FSB_TESTMODE REF_FS_C_TEST_SEL

CPU0 CPU0#

61 60

9-D4 9-D4

CLK0_HCLK0 CLK0_HCLK0#44 45 CPU1_MCH CPU1_MCH# 58 5712-B1 12-B1

CPUSTOP# PCISTOP#

CLK0_HCLK1 CLK0_HCLK1#63 SRC11_CLKREQH# SRC11#_CLKREQG# 40 3940-C4

CLKPWRGD_PWRDN#

LAN3_CLKREQ#CLK3_PCLKICH_R_MN

14

PCIF_5_ITP_EN

SRC10 SRC10#

41 42

CLK3_DBGLPC_R_MN

13

PCI_4_SEL_LCDCLK#

12

PCI_3

SRC9 SRC9#

37 38

40-C4 40-C4

CLK1_PCIELOM CLK1_PCIELOM#CLK3_PCLKMICOM_R_MN 11

PCI_2

SRC8_ITP SRC8#_ITP#

54 53

MCH3_CLKREQ#_R_MN

10

PCI_1_CLKREQ_B#

CHP3_SATACLKREQ#_R_MN 8

PCI_0_CLKREQ_A#

SRC7_CLKREQF# SRC7#_CLKREQE#

51 50

42-C3

B7 6 SRC6 SRC6# 48 4742-C3 42-C3

MIN3_CLKREQ#SCL SDA

CLK1_MINIPCIE CLK1_MINIPCIE#CLK_XTAL_IN_MN

3 2

CLK_XTAL_OUT_MN

XTAL_IN XTAL_OUT

SRC4 SRC4#

34 35

13-B1 13-B1

CLK1_MCH3GPLL CLK1_MCH3GPLL#18 59 22 15 26 1 30 36 49 VSS_48 VSS_CPU VSS_IO VSS_PCI VSS_PLL3 VSS_REF VSS_SRC1 VSS_SRC2 VSS_SRC30.033nF50V 0.033nF50V 0.033nF50V

SRC3_CLKREQC# SRC3#_CLKREQD#

31 32

31-C1 31-C1

CLK1_PCIEICH CLK1_PCIEICH#SRC2 SRC2# 28 2929-B1 29-B1

CLK1_SATA CLK1_SATA#THERM_GND

C822

C823

C821

R703

R702

LCDCLK_27M LCDCLK#_27M_SS

24 25

CLK1_27M_R_MN CLK1_27M_SS_R_MN

R108 R110

22 22

19-B2 19-B2

CLK1_27M CLK1_27M_SSSRC0_DOT96 SRC0#_DOT96# 20 2119-C4 19-C4

CLK1_PEG CLK1_PEG# nostuff1205-003156

AIDT : 1205-003159 SL : 1205-003533DRAW DATE

TITLE


9/23/2008 YM.AHNREV


MAIN_CLOCK_CIRCUIT1.0 undefined

ELECTRONICS

CK_Clock_505M

PART NO.

BA41-xxxxxA

October 27, 2009 14:27:43 PM

PAGE

11 4 3 2

OF

59

1


R530/R730

Bremen-L

SAMSUNG

8-11

THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS SAMSUNG ELECTRONICS COS PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS EXCEPT AS AUTHORIZED BY SAMSUNG. nostuff EC504 220uF C72410000nF-X5R 6.3V 100nF 10V 100nF 10V 100nF 10V

SAMSUNG PROPRIETARYP1.05V C818 C759 C740

4

3

2

1

P1.05V

nostuff

nostuff

2.5V AD

C794

1000nF-X5R 6.3V

C809

10000nF-X5R 6.3V

C766

10000nF-X5R 6.3V

EC503 220uF

2.5V AD

AA28 AA33 AA34 AB34 AC26 AC28 AC33 AC34 AE26 AE33 AF23 AF25 AF28 AF33 AG24 AG25 AG26 AG33 AG34 AH23 AH25 AH28 AJ23 AJ26 AJ33 AK33 AM33 T32 U33 U34 V33 V34 W33 Y33 Y34

T10 T11 T12 T13 T2 T5 T6 T7 T8 T9 U1 U10 U11 U12 U13 U2 U3 U5 U6 U7 U8 U9 V1 V2 V3

8-C4

DCPU1_D#(63:0)0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

8-C1

CPU1_A#(35:3)VTT_1 VTT_2 VTT_3 VTT_4 VTT_5 VTT_6 VTT_7 VTT_8 VTT_9 VTT_10 VTT_11 VTT_12 VTT_13 VTT_14 VTT_15 VTT_16 VTT_17 VTT_18 VTT_19 VTT_20 VTT_21 VTT_22 VTT_23 VTT_24 VTT_25

P1.05V R580221 1%12-B4

MCH1_HXSWING

R585100 1%100nF 10V

C635

CHOST DATA BUS



P1.05V R5921K 1%12-A4

MCH1_HVREF

R5882K 1%

B

F2 G8 F8 E6 G2 H6 H2 F6 D4 H3 M9 M11 J1 J2 N12 J6 P2 L2 R2 N9 L6 M5 J3 N2 R1 N5 N6 P13 N8 L7 N10 M3 Y3 AD14 Y6 Y10 Y12 Y14 Y7 W2 AA8 Y9 AA13 AA9 AA11 AD11 AD10 AD13 AE12 AE9 AA2 AD8 AA3 AD3 AD7 AE14 AF3 AC1 AE3 AC3 AE11 AE8 AG2 AD6 H_D#_0 H_D#_1 H_D#_2 H_D#_3 H_D#_4 H_D#_5 H_D#_6 H_D#_7 H_D#_8 H_D#_9 H_D#_10 H_D#_11 H_D#_12 H_D#_13 H_D#_14 H_D#_15 H_D#_16 H_D#_17 H_D#_18 H_D#_19 H_D#_20 H_D#_21 H_D#_22 H_D#_23 H_D#_24 H_D#_25 H_D#_26 H_D#_27 H_D#_28 H_D#_29 H_D#_30 H_D#_31 H_D#_32 H_D#_33 H_D#_34 H_D#_35 H_D#_36 H_D#_37 H_D#_38 H_D#_39 H_D#_40 H_D#_41 H_D#_42 H_D#_43 H_D#_44 H_D#_45 H_D#_46 H_D#_47 H_D#_48 H_D#_49 H_D#_50 H_D#_51 H_D#_52 H_D#_53 H_D#_54 H_D#_55 H_D#_56 H_D#_57 H_D#_58 H_D#_59 H_D#_60 H_D#_61 H_D#_62 H_D#_63 VCC CORE8-C3 9-D4

VTT

CPU1_CPURST# CPU1_SLP# MCH1_HXSWING MCH1_HVREF

C12 E1112-C4

R6712-B4

MCH1_H_RCOMP_MN E3

24.9 1%

1608MCH1_VTTLF1_MN MCH1_VTTLF2_MN MCH1_VTTLF3_MN

VCC_NCTF_1 VCC_NCTF_2 VCC_NCTF_3 VCC_NCTF_4 VCC_NCTF_5 VCC_NCTF_6 VCC_NCTF_7 VCC_NCTF_8 VCC_NCTF_9 VCC_NCTF_10 VCC_NCTF_11 VCC_NCTF_12 VCC_NCTF_13 VCC_NCTF_14 VCC_NCTF_15 VCC_NCTF_16 VCC_NCTF_17 VCC_NCTF_18 VCC_NCTF_19 VCC_NCTF_20 VCC_NCTF_21 VCC_NCTF_22 VCC_NCTF_23 VCC_NCTF_24 VCC_NCTF_25 VCC_NCTF_26 VCC_NCTF_27 VCC_NCTF_28 VCC_NCTF_29 VCC_NCTF_30 VCC_NCTF_31 VCC_NCTF_32 VCC_NCTF_33 VCC_NCTF_34 VCC_NCTF_35 VCC_NCTF_36 VCC_NCTF_37 VCC_NCTF_38 VCC_NCTF_39 VCC_NCTF_40 VCC_NCTF_41 VCC_NCTF_42 VCC_NCTF_43 VCC_NCTF_44

B11 A11

470nF 470nF 470nF

16V 16V 16V

CFG#

A

CFG(5) CFG(6) CFG(7) CFG(9) CFG(10) CFG(16) CFG(19) CFG(20)

Current Setting (def. : default Option) Low High DMIx2 DMIx4 (def.) iTPM Host Interface Enable iTPM Host Interface Disable (def.) ME Crypto no confidentiality ME Crypto confidentiality (def.) PEG Reversal (def.) Normal PCIE Loop Back Disable(def) PCIE Loop Back Enable Dynamic ODT Disabled Dynamic ODT Enabled (def.) DMI Lane Normal (def.) DMI Lane Reversal SDVO or PCIE X1 SDVO and PCIE X1 Only(def.) Simultaneously

AA29 AA30 AA32 AB30 AC29 AC30 AC32 AE29 AE30 AE32 AF30 AG29 AG30 AG32 AH29 AH30 AH32 AJ29 AJ32 AK23 AK24 AK25 AK26 AK28 AK29 AK30 AK32 AL26 AL28 AL29 AL30 AL32 AM30 AM32 U30 U32 V29 V30 W29 W30 W32 Y29 Y30 Y32

T25 R25 P25 P20 P24 C25 N24 M24 E21 C23 C24 N21 P21 T21 R20 M20 L21 H21 P29 R28 T28

*POCAFEB-12 Only (Remove in MP Model)

CFG_0 CFG_1 CFG_2 CFG_3 CFG_4 CFG_5 CFG_6 CFG_7 CFG_8 CFG_9 CFG_10 CFG_11 CFG_12 CFG_13 CFG_14 CFG_15 CFG_16 CFG_17 CFG_18 CFG_19 CFG_20

A8 AB2 L1

g g g un al un al un al ms nti ms nti ms nti Sa de Sa de Sa de nfi nfi nfi Co Co CoU7-1 EB88CTPM 1 OF 5HOST ADDRESS BUS0904-002376

H_A#_3 H_A#_4 H_A#_5 H_A#_6 H_A#_7 H_A#_8 H_A#_9 H_A#_10 H_A#_11 H_A#_12 H_A#_13 H_A#_14 H_A#_15 H_A#_16 H_A#_17 H_A#_18 H_A#_19 H_A#_20 H_A#_21 H_A#_22 H_A#_23 H_A#_24 H_A#_25 H_A#_26 H_A#_27 H_A#_28 H_A#_29 H_A#_30 H_A#_31 H_A#_32 H_A#_33 H_A#_34 H_A#_35 VCC_1 VCC_2 VCC_3 VCC_4 VCC_5 VCC_6 VCC_7 VCC_8 VCC_9 VCC_10 VCC_11 VCC_12 VCC_13 VCC_14 VCC_15 VCC_16 VCC_17 VCC_18 VCC_19 VCC_20 VCC_21 VCC_22 VCC_23 VCC_24 VCC_25 VCC_26 VCC_27 VCC_28 VCC_29 VCC_30 VCC_31 VCC_32 VCC_33 VCC_34 VCC_35

A14 C15 F16 H13 C18 M16 J13 P16 R16 N17 M13 E17 P17 F17 G20 B19 J16 E20 H16 J20 L17 A17 B17 L16 C21 J17 H20 B18 K17 B20 F21 K21 L20

3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35

D

C

H_ADS# H_ADSTB#_0 H_ADSTB#_1 H_BNR# H_BPRI# H_BREQ#

H12 B16 G17 A9 F11 G12

8-C3 8-C4 8-B4 8-C3 8-C3 8-C3

CPU1_ADS# CPU1_ADSTB0# CPU1_ADSTB1# CPU1_BNR# CPU1_BPRI# CPU1_BREQ#

H_DEFER# H_DBSY# H_DPWR# H_DRDY#

E9 B10 J11 F9

8-C3 8-C3 9-D4 8-C3

CPU1_DEFER# CPU1_DBSY# CPU1_DPWR# CPU1_DRDY#

H_HIT# H_HITM# H_LOCK# H_TRDY# HOST CONTROL

H9 E12 H11 C9

8-C3 8-C3 8-C3 8-C3

CPU1_HIT# CPU1_HITM# CPU1_LOCK# CPU1_TRDY#

HPLL_CLK HPLL_CLK#

AH7 AH6

11-C1 11-B1

CLK0_HCLK1 CLK0_HCLK1#

H_DINV#_0 H_DINV#_1 H_DINV#_2 H_DINV#_3

J8 L3 Y13 Y1

8-C2 8-B2 8-C1 8-B1

CPU1_DBI0# CPU1_DBI1# CPU1_DBI2# CPU1_DBI3#

B

H_DSTBN#_0 H_DSTBN#_1 H_DSTBN#_2 H_DSTBN#_3

L10 M7 AA5 AE6

8-C2 8-B2 8-C1 8-B1

CPU1_DSTBN0# CPU1_DSTBN1# CPU1_DSTBN2# CPU1_DSTBN3#

H_CPURST# H_CPUSLP#

C5

CFG

NC

H_DSTBP#_0 H_DSTBP#_1 H_DSTBP#_2 H_DSTBP#_3 H_SWING H_RCOMP

L9 M8 AA6 AE5

H_DVREF H_AVREF

H_REQ#_0 H_REQ#_1 H_REQ#_2 H_REQ#_3 H_REQ#_4 VTTLF VTTLF_1 VTTLF_2 VTTLF_3

B15 K13 F13 B13 B14

8-C2 8-B2 8-C1 8-B1 8-B3

0 1 2 3 4

CPU1_DSTBP0# CPU1_DSTBP1# CPU1_DSTBP2# CPU1_DSTBP3# CPU1_REQ#(4:0)

H_RS#_0 H_RS#_1 H_RS#_2

B6 F12 C8

8-C3 8-C3 8-C3

CPU1_RS0# CPU1_RS1# CPU1_RS2#

CPU1_BSEL0 CPU1_BSEL1 CPU1_BSEL2

C646 C778 C92

9-C4,11-C4 9-C4,11-C4 9-C4,11-C4

P1.05VMCH1_CFG6_MN

AR6332.2KDRAW DATE TITLE

nostuff iTPM option





MCH_CANTIGA_GM_DDR2

ELECTRONICS

CANTIGA (1/5)

PART NO.

BA41-xxxxxA

October 27, 2009 14:27:43 PM

PAGE

12 4 3 2

OF

59

1

8-12


R530/R730


8. Block Diagram and SchematicA B D CTHIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS SAMSUNG ELECTRONICS COS PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS EXCEPT AS AUTHORIZED BY SAMSUNG.

SAMSUNG PROPRIETARY

4M29 G32 L32 M32 M33 A41 H38 G37 J37 H47 E46 G40 A40 E29 G29 E28 G28 J28 B42 G38 F37 K37 B28 A28 B30 B29 C29 HDA_BCLK HDA_SYNC HDA_RST# HDA_SDI HDA_SDO HDA C44 B43 E37 E38 LVDS_IBG LVDS_VBG LVDS_VREFH LVDS_VREFL H48 D45 F40 B40 H24 F25 H25 K25 C31 E32 H32 J32 C40 C41 K33 J33 A37 B37 LVDSB_CLK LVDSB_CLK# J29 L29 LVDSB_DATA#_0 LVDSB_DATA#_1 LVDSB_DATA#_2 LVDSB_DATA#_3 L_VDD_EN L_BKLT_EN L_BKLT_CTRL L_CTRL_CLK L_CTRL_DATA L_DDC_CLK L_DDC_DATA TV_RTN TVA_DAC TVB_DAC TVC_DAC TV_DCONSEL_0 TV_DCONSEL_1 CRT_TVO_IREF CRT_IRTN CRT_BLUE CRT_GREEN CRT_RED CRT_DDC_CLK CRT_DDC_DATA LVDSB_DATA_0 LVDSB_DATA_1 LVDSB_DATA_2 LVDSB_DATA_3 LVDSA_CLK LVDSA_CLK# LVDS LVDSA_DATA_0 LVDSA_DATA_1 LVDSA_DATA_2 LVDSA_DATA_3 LVDSA_DATA#_0 LVDSA_DATA#_1 LVDSA_DATA#_2 LVDSA_DATA#_3 CRT_HSYNC CRT_VSYNC TV VGA A43 A44 A46 A47 A5 A6 B4 B45 B47 B48 BC1 BC48 BD1 BD48 BE2 BE47 BF1 BF3 BF46 BF48 BG1 BG2 BG4 BG45 BG47 BG48 BH2 BH3 BH43 BH44 BH46 BH47 BH5 BH6 C3 C46 C48 D2 D47 E1 E48 F1 F48 AH10 AH12 AH13 AH9 AK34 AL34 AM35 AN35 AY21 B2 B31 BF18 BF23 BG23 BH18 K12 M1 M36 N36 R33 T24 T33 NC_1 NC_2 NC_3 NC_4 NC_5 NC_6 NC_7 NC_8 NC_9 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 RSVD_1 RSVD_2 RSVD_3 RSVD_4 RSVD_5 RSVD_6 RSVD_7 RSVD_8 RSVD_9 RSVD_10 RSVD_11 RSVD_12 RSVD_13 RSVD_14 RSVD_15 RSVD_16 RSVD_17 RSVD_18 RSVD_19 RSVD_20 RSVD_21 RSVD_22

4

PEG1_RXN(15:0)19-C4

RSVD11 RSVD10 RSVD13 RSVD12RSVD

AE16 AE17 AE19 AF16 AF17 AF19 AG16 AG17 AG19 AH16 AH17 AH19 AJ16 AJ19 AK16 AK17 AK19 AK20 AK21 AL16 AL19 AL21 AM16 AM17 AM19 AM20 AM21 U16 U19 U20 U21 V16 V17 V19 V21 V23 V24 V25 V26 V28 W16 W17 W19 W20 W21 W23 W24 W25 W26 W28 Y16 Y17 Y19

VCC_AXG_NCTF_8 VCC_AXG_NCTF_9 VCC_AXG_NCTF_10 VCC_AXG_NCTF_11 VCC_AXG_NCTF_12 VCC_AXG_NCTF_13 VCC_AXG_NCTF_14 VCC_AXG_NCTF_15 VCC_AXG_NCTF_16 VCC_AXG_NCTF_17 VCC_AXG_NCTF_18 VCC_AXG_NCTF_19 VCC_AXG_NCTF_20 VCC_AXG_NCTF_21 VCC_AXG_NCTF_22 VCC_AXG_NCTF_23 VCC_AXG_NCTF_24 VCC_AXG_NCTF_25 VCC_AXG_NCTF_26 VCC_AXG_NCTF_27 VCC_AXG_NCTF_28 VCC_AXG_NCTF_29 VCC_AXG_NCTF_30 VCC_AXG_NCTF_31 VCC_AXG_NCTF_32 VCC_AXG_NCTF_33 VCC_AXG_NCTF_34 VCC_AXG_NCTF_35 VCC_AXG_NCTF_36 VCC_AXG_NCTF_37 VCC_AXG_NCTF_38 VCC_AXG_NCTF_39 VCC_AXG_NCTF_40 VCC_AXG_NCTF_41 VCC_AXG_NCTF_42 VCC_AXG_NCTF_43 VCC_AXG_NCTF_44 VCC_AXG_NCTF_45 VCC_AXG_NCTF_46 VCC_AXG_NCTF_47 VCC_AXG_NCTF_48 VCC_AXG_NCTF_49 VCC_AXG_NCTF_50 VCC_AXG_NCTF_51 VCC_AXG_NCTF_52 VCC_AXG_NCTF_53 VCC_AXG_NCTF_54 VCC_AXG_NCTF_55 VCC_AXG_NCTF_56 VCC_AXG_NCTF_57 VCC_AXG_NCTF_58 VCC_AXG_NCTF_59 VCC_AXG_NCTF_60

VCC_AXG_1 VCC_AXG_2 VCC_AXG_3 VCC_AXG_4 VCC_AXG_5 VCC_AXG_6 VCC_AXG_7 VCC_AXG_8 VCC_AXG_9 VCC_AXG_10 VCC_AXG_11 VCC_AXG_12 VCC_AXG_13 VCC_AXG_14 VCC_AXG_15 VCC_AXG_16 VCC_AXG_17 VCC_AXG_18 VCC_AXG_19 VCC_AXG_20 VCC_AXG_21 VCC_AXG_22 VCC_AXG_23 VCC_AXG_24 VCC_AXG_25 VCC_AXG_26 VCC_AXG_27 VCC_AXG_28 VCC_AXG_29 VCC_AXG_30 VCC_AXG_31 VCC_AXG_32 VCC_AXG_33 VCC_AXG_34 VCC_AXG_35 VCC_AXG_36 VCC_AXG_37 VCC_AXG_38 VCC_AXG_39 VCC_AXG_40 VCC_AXG_41 VCC_AXG_42

AA15 AA20 AA21 AA23 AA24 AA25 AB15 AB20 AB23 AB25 AC20 AC21 AC23 AC24 AE15 AE20 AE21 AE23 AE24 AE25 AF15 AF20 AG15 AG21 AH15 AH20 AJ15 AJ21 AL15 AM14 AM15 AN14 T14 T16 T17 U14 U15 V15 Y15 Y21 Y24 Y26

PEG_RX#_0 PEG_RX#_1 PEG_RX#_2 PEG_RX#_3 PEG_RX#_4 PEG_RX#_5 PEG_RX#_6 PEG_RX#_7 PEG_RX#_8 PEG_RX#_9 PEG_RX#_10 PEG_RX#_11 PEG_RX#_12 PEG_RX#_13 PEG_RX#_14 PEG_RX#_15 PEG_RX_0 PEG_RX_1 PEG_RX_2 PEG_RX_3 PEG_RX_4 PEG_RX_5 PEG_RX_6 PEG_RX_7 PEG_RX_8 PEG_RX_9 PEG_RX_10 PEG_RX_11 PEG_RX_12 PEG_RX_13 PEG_RX_14 PEG_RX_15

H44 J46 L44 L40 N41 P48 N44 T43 U43 Y43 Y48 Y36 AA43 AD37 AC47 AD39 H43 J44 L43 L41 N40 P47 N43 T42 U42 Y42 W47 Y37 AA42 AD36 AC48 AD40 J41 C688 M46 C685 M47 C654 M40 C656 M42 C708 R48 C100 N38 C722 T40 C729 U37 C723 U40 C731 Y40 C749 AA46 C108 AA37 C748 AA40 C765 AD43 C776 AC46 C777 J42 C687 L46 C686 M48 C655 M39 C657 M43 C702 R47 C101 N37 C707 T39 C732 U36 C730 U39 C728 Y39 C758 Y46 C104 AA36 C744 AA39 C757 AD42 C782 AD46 C783100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

g g g un al un al un al ms nti ms nti ms nti Sa de Sa de Sa de nfi nfi nfi Co Co CoNC PCIE GFX GFX VCC

3

3

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

U7-2

2 OF 50904-002376

EB88CTPM

GFX VCC NCTF

PEG_TX#_0 PEG_TX#_1 PEG_TX#_2 PEG_TX#_3 PEG_TX#_4 PEG_TX#_5 PEG_TX#_6 PEG_TX#_7 PEG_TX#_8 PEG_TX#_9 PEG_TX#_10 PEG_TX#_11 PEG_TX#_12 PEG_TX#_13 PEG_TX#_14 PEG_TX#_15 PEG_TX_0 PEG_TX_1 PEG_TX_2 PEG_TX_3 PEG_TX_4 PEG_TX_5 PEG_TX_6 PEG_TX_7 PEG_TX_8 PEG_TX_9 PEG_TX_10 PEG_TX_11 PEG_TX_12 PEG_TX_13 PEG_TX_14 PEG_TX_15

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

19-C4

PEG1_RXP(15:0)

ME Debug Port

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

19-A4

VCC_AXG_NCTF_1 VCC_AXG_NCTF_2 VCC_AXG_NCTF_3 VCC_AXG_NCTF_4 VCC_AXG_NCTF_5 VCC_AXG_NCTF_6 VCC_AXG_NCTF_7

AA16 AA19 AB16 AB17 AB19 AC16 AC17

GFX VCC NCTF

2APPROVAL CHECK DRAW MODULE CODE

2

PEG1_TXN(15:0)

Jun PARK

undefinedLAST EDIT

YM.AHNREV DEV. STEP

P3.3V

HJ.KIM 1.0

PCIE GFX

19-B4

R622

MISC

PM

ME

CLK

DMI

MCH3_TSATN#_MN

PEG1_TXN0_MN PEG1_TXN1_MN PEG1_TXN2_MN PEG1_TXN3_MN PEG1_TXN4_MN PEG1_TXN5_MN PEG1_TXN6_MN PEG1_TXN7_MN PEG1_TXN8_MN PEG1_TXN9_MN PEG1_TXN10_MN PEG1_TXN11_MN PEG1_TXN12_MN PEG1_TXN13_MN PEG1_TXN14_MN PEG1_TXN15_MN PEG1_TXP0_MN PEG1_TXP1_MN PEG1_TXP2_MN PEG1_TXP3_MN PEG1_TXP4_MN PEG1_TXP5_MN PEG1_TXP6_MN PEG1_TXP7_MN PEG1_TXP8_MN PEG1_TXP9_MN PEG1_TXP10_MN PEG1_TXP11_MN PEG1_TXP12_MN PEG1_TXP13_MN PEG1_TXP14_MN PEG1_TXP15_MN

DATE

PEG1_TXP(15:0)

DPLL_REF_SSCLK DPLL_REF_SSCLK#

10K

9/23/2008TITLE

SDVO_CTRLCLK SDVO_CTRLDATA

DDPC_CTRLCLK DDPC_CTRLDATA

DPLL_REF_CLK DPLL_REF_CLK#

THERMTRIP# PM_EXT_TS#_0 PM_EXT_TS#_1

PM_SYNC# PM_DPRSTP# DPRSLPVR

PEG_COMPI PEG_COMPO

PV

GFX_VR_EN

11-B4

DMI_RXN_0 DMI_RXN_1 DMI_RXN_2 DMI_RXN_3

ICH_SYNC# TSATN#

CL_CLK CL_DATA CL_PWROK CL_RST#

DMI_RXP_0 DMI_RXP_1 DMI_RXP_2 DMI_RXP_3

DMI_TXN_0 DMI_TXN_1 DMI_TXN_2 DMI_TXN_3

DMI_TXP_0 DMI_TXP_1 DMI_TXP_2 DMI_TXP_3

GFX_VID_0 GFX_VID_1 GFX_VID_2 GFX_VID_3 GFX_VID_4

PEG_CLK PEG_CLK#

CLKREQ#

CL_VREF

PWROK RSTIN#

MCH3_CLKREQ#

MCH_CANTIGA_GM_DDR2

October 27, 2009 14:27:43 PM

K36

G36 E36

N28MCH3_EXTTS1#_MN M28

T20 N33 P32

AT40 AT11

R29 B7 R32

AH37 AH36 AN36 AJ35

AE40 AE38 AE48 AH40

AE41 AE37 AE47 AH39

H36 B12

AH34

F43 E43

E41 F41

B38 A38

AD35 AE44 AF46 AH43

AE35 AE43 AE46 AH42

B33 B32 G33 F33 E33

T37 T36

C34

CANTIGA (2/5)

MCH3_EXTTS0#_MN

PLT3_RST#_R_MN

Bremen-L

31-D3 54-C4 9-D4,29-C1 31-C3,54-C4

31-C1 31-C1 31-B3,44-C4 31-C1

31-D1 31-D1 31-D1 31-C1

31-D1 31-D1 31-D1 31-C1

31-D1 31-D1 31-D1 31-C1

31-D1 31-D1 31-D1 31-C1

R5950

31-B3,44-C4

11-B1 11-B1

MCH1_COMPIO_R_MN

R599

DMI1_RXP_0 DMI1_RXP_1 DMI1_RXP_2 DMI1_RXP_3

DMI1_RXN_0 DMI1_RXN_1 DMI1_RXN_2 DMI1_RXN_3

DMI1_TXP_0 DMI1_TXP_1 DMI1_TXP_2 DMI1_TXP_3

DMI1_TXN_0 DMI1_TXN_1 DMI1_TXN_2 DMI1_TXN_3

nostuff

1608

MCH1_CL_VREF_MN

R664

1

1

R530/R730


56

CHP3_CL_CLK_0 CHP3_CL_DATA_0 KBC3_PWRGD CHP3_CL_RST_0#

CLK1_MCH3GPLL CLK1_MCH3GPLL#

11-B4 31-B3

R638 R639

CHP3_PM_SYNC# CPU1_DPRSTP# CHP3_DPRSLPVR

KBC3_PWRGD R704

MCH3_CLKREQ# MCH3_ICHSYNC# P1.05V

9-C4,29-B1

PAGE

49.9 1%

10K 1% 10K 1%

PART NO.

19-D4,30-C1 34-A4,40-D4 42-C2,44-B3

SAMSUNG

100

1%

13BA41-xxxxxAOF

P1.05V_PEG

CPU1_THRMTRIP#

C810 100nF

10V

PLT3_RST#

ELECTRONICS

P1.05V

P3.3V

499 1%

R671

1K 1%

R679

59

A

D

B

C

8-13

THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS SAMSUNG ELECTRONICS COS PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS EXCEPT AS AUTHORIZED BY SAMSUNG. MEM1_ADQ(63:0)17-D4

SAMSUNG PROPRIETARY

4

3

2

1

PLACE EACH CAP NEAR AV42 PIN0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

MEM1_VREF

17-C3,18-C3 51-B1

C839

100nF

C830

100nF

AJ38 AJ41 AN38 AM38 AJ36 AJ40 AM44 AM42 AN43 AN44 AU40 AT38 AN41 AN39 AU44 AU42 AV39 AY44 BA40 BD43 AV41 AY43 BB41 BC40 AY37 BD38 AV37 AT36 AY38 BB38 AV36 AW36 BD13 AU11 BC11 BA12 AU13 AV13 BD12 BC12 BB9 BA9 AU10 AV9 BA11 BD9 AY8 BA6 AV5 AV7 AT9 AN8 AU5 AU6 AT5 AN10 AM11 AM5 AJ9 AJ8 AN12 AM13 AJ11 AJ12

MEM1_SM_REXT_MN

10V

10V

R714SM_REXT SM_VREF SM_DRAMRST# SM_PWROK SB_CAS# SB_RAS# SB_WE#

499 1%

MEM1_ADM(7:0)0 1 2 3 4 5 6 7

17-B4

0 1 2

SA_BS_0 SA_BS_1 SA_BS_2 SA_DM_0 SA_DM_1 SA_DM_2 SA_DM_3 SA_DM_4 SA_DM_5 SA_DM_6 SA_DM_7 SA_DQS#_0 SA_DQS#_1 SA_DQS#_2 SA_DQS#_3 SA_DQS#_4 SA_DQS#_5 SA_DQS#_6 SA_DQS#_7 SA_DQS_0 SA_DQS_1 SA_DQS_2 SA_DQS_3 SA_DQS_4 SA_DQS_5 SA_DQS_6 SA_DQS_7 SYSTEM MEMORY A SA_MA_0 SA_MA_1 SA_MA_2 SA_MA_3 SA_MA_4 SA_MA_5 SA_MA_6 SA_MA_7 SA_MA_8 SA_MA_9 SA_MA_10 SA_MA_11 SA_MA_12 SA_MA_13 SA_MA_14 SA_CAS# SA_RAS# SA_WE# SA_CS#_0 SA_CS#_1

SA_DQ_0 SA_DQ_1 SA_DQ_2 SA_DQ_3 SA_DQ_4 SA_DQ_5 SA_DQ_6 SA_DQ_7 SA_DQ_8 SA_DQ_9 SA_DQ_10 SA_DQ_11 SA_DQ_12 SA_DQ_13 SA_DQ_14 SA_DQ_15 SA_DQ_16 SA_DQ_17 SA_DQ_18 SA_DQ_19 SA_DQ_20 SA_DQ_21 SA_DQ_22 SA_DQ_23 SA_DQ_24 SA_DQ_25 SA_DQ_26 SA_DQ_27 SA_DQ_28 SA_DQ_29 SA_DQ_30 SA_DQ_31 SA_DQ_32 SA_DQ_33 SA_DQ_34 SA_DQ_35 SA_DQ_36 SA_DQ_37 SA_DQ_38 SA_DQ_39 SA_DQ_40 SA_DQ_41 SA_DQ_42 SA_DQ_43 SA_DQ_44 SA_DQ_45 SA_DQ_46 SA_DQ_47 SA_DQ_48 SA_DQ_49 SA_DQ_50 SA_DQ_51 SA_DQ_52 SA_DQ_53 SA_DQ_54 SA_DQ_55 SA_DQ_56 SA_DQ_57 SA_DQ_58 SA_DQ_59 SA_DQ_60 SA_DQ_61 SA_DQ_62 SA_DQ_63

DMEM1_ABS(2:0)BD21 BG18 AT25 AM37 AT41 AY41 AU39 BB12 AY6 AT7 AJ5 AJ43 AT43 BA44 BD37 AY12 BD8 AU9 AM8 AJ44 AT44 BA43 BC37 AW12 BC8 AU8 AM7

17-C2

nostuff nostuff

BF17 AV42

D

51-B1 17-C3,18-C3

MEM1_VREF

SM_PWROK

BC36 AR36

DDR2 : GND DDR3 : Connect to VRM.

MEM1_ADQS#(7:0)0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 717-D2

17-A4

MEM1_ADQS(7:0)

17-B4

CMEM1_AMA(14:0)0 BA21 1 BC24 2 BG24 3 BH24 4 BG25 5 BA24 6 BD24 7 BG27 8 BF25 9 AW24 10 BC21 11 BG26 12 BH26 13 BH17 14 AY25



MEM1_ACAS# MEM1_ARAS# MEM1_AWE# MEM1_CS0# MEM1_CS1#17-C2 17-C2 17-B4 17-B4 17-C2 17-C2 17-C4 17-C4 17-C4 17-C4

17-C2 17-B4 17-B4

BD20 BB20 AY20 BA17 AY16 BD17 AY17 BC28 AY28 AP24 AR24 AT21 AR21 BG22 BH21

BP1.8V_AUX R716 CLK1_MCLK0 CLK1_MCLK0# CLK1_MCLK1 CLK1_MCLK1#MCH1_SM_RCOMP_MN MCH1_SM_RCOMP#_MN

MEM1_ODT0 MEM1_ODT1 MEM1_CKE0 MEM1_CKE1

SA_ODT_0 SA_ODT_1 SA_CKE_0 SA_CKE_1 SA_CK_0 SA_CK#_0 SA_CK_1 SA_CK#_1 SM_RCOMP SM_RCOMP#

80.61%

80.61%

R720

MCH1_SM_RCOMP_V_OH_MN MCH1_SM_RCOMP_V_OL_MN

BF28 BH28

SM_RCOMP_V_OH SM_RCOMP_V_OL

P1.8V_AUX Route as short as possible1K1%

R708

10nF->100nF C852 C866

g g g un al un al un al ms nti ms nti ms nti Sa de Sa de Sa de nfi nfi nfi Co Co CoU7-3 EB88CTPM 3 OF 50904-002376

SYSTEM MEMORY A

BG16 AU17 BF14 SB_CS#_0 SB_CS#_1

18-C1 18-B4 18-B4

MEM1_BCAS# MEM1_BRAS# MEM1_BWE#

AV16 AR13

18-C1 18-C1

MEM1_CS2# MEM1_CS3#SB_ODT_0 SB_ODT_1

BF15 AY13

18-B4 18-B4

MEM1_ODT2 MEM1_ODT3SB_CKE_0 SB_CKE_1

AY36 BB36

18-C1 18-C1

MEM1_CKE2 MEM1_CKE3SB_CK_0 SB_CK#_0 SB_CK_1 SB_CK#_1

AV24 AU24 AU20 AV20

SB_DM_0 SB_DM_1 SB_DM_2 SB_DM_3 SB_DM_4 SB_DM_5 SB_DM_6 SB_DM_7

AM47 AY47 BD40 BF35 BG11 BA3 AP1 AK2

0 1 2 3 4 5 6 7

18-C4 18-C4 18-C4 18-C4 18-B4

CLK1_MCLK2 CLK1_MCLK2# CLK1_MCLK3 CLK1_MCLK3# MEM1_BDM(7:0)

C

SYSTEM MEMORY B

SB_DQS#_0 SB_DQS#_1 SB_DQS#_2 SB_DQS#_3 SB_DQS#_4 SB_DQS#_5 SB_DQS#_6 SB_DQS#_7

AL46 AV47 BH41 BH37 BG9 BC2 AT2 AN5

0 1 2 3 4 5 6 7

18-A4

MEM1_BDQS#(7:0)

SB_DQS_0 SB_DQS_1 SB_DQS_2 SB_DQS_3 SB_DQS_4 SB_DQS_5 SB_DQS_6 SB_DQS_7

AL47 AV48 BG41 BG37 BH9 BB2 AU1 AN6

0 1 2 3 4 5 6 7

18-B4

MEM1_BDQS(7:0)

SYSTEM MEMORY B

SB_DQ_0 SB_DQ_1 SB_DQ_2 SB_DQ_3 SB_DQ_4 SB_DQ_5 SB_DQ_6 SB_DQ_7 SB_DQ_8 SB_DQ_9 SB_DQ_10 SB_DQ_11 SB_DQ_12 SB_DQ_13 SB_DQ_14 SB_DQ_15 SB_DQ_16 SB_DQ_17 SB_DQ_18 SB_DQ_19 SB_DQ_20 SB_DQ_21 SB_DQ_22 SB_DQ_23 SB_DQ_24 SB_DQ_25 SB_DQ_26 SB_DQ_27 SB_DQ_28 SB_DQ_29 SB_DQ_30 SB_DQ_31 SB_DQ_32 SB_DQ_33 SB_DQ_34 SB_DQ_35 SB_DQ_36 SB_DQ_37 SB_DQ_38 SB_DQ_39 SB_DQ_40 SB_DQ_41 SB_DQ_42 SB_DQ_43 SB_DQ_44 SB_DQ_45 SB_DQ_46 SB_DQ_47 SB_DQ_48 SB_DQ_49 SB_DQ_50 SB_DQ_51 SB_DQ_52 SB_DQ_53 SB_DQ_54 SB_DQ_55 SB_DQ_56 SB_DQ_57 SB_DQ_58 SB_DQ_59 SB_DQ_60 SB_DQ_61 SB_DQ_62 SB_DQ_63

SB_MA_0 SB_MA_1 SB_MA_2 SB_MA_3 SB_MA_4 SB_MA_5 SB_MA_6 SB_MA_7 SB_MA_8 SB_MA_9 SB_MA_10 SB_MA_11 SB_MA_12 SB_MA_13 SB_MA_14

AV17 BA25 BC25 AU25 AW25 BB28 AU28 AW28 AT33 BD33 BB16 AW33 AY33 BH15 AU33

18-D1

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14

MEM1_BMA(14:0)

B

SB_BS_0 SB_BS_1 SB_BS_2

BC16 BB17 BB33

18-C1

0 1 2

MEM1_BBS(2:0)

AK47 AH46 AP47 AP46 AJ46 AJ48 AM48 AP48 AU47 AU46 BA48 AY48 AT47 AR47 BA47 BC47 BC46 BC44 BG43 BF43 BE45 BC41 BF40 BF41 BG38 BF38 BH35 BG35 BH40 BG39 BG34 BH34 BH14 BG12 BH11 BG8 BH12 BF11 BF8 BG7 BC5 BC6 AY3 AY1 BF6 BF5 BA1 BD3 AV2 AU3 AR3 AN2 AY2 AV1 AP3 AR1 AL1 AL2 AJ1 AH1 AM2 AM3 AH3 AJ3

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

18-D4

MEM1_BDQ(63:0)

A

3.01K

R7151%

100nF

10V

2200nF-X5R 10V

Cantiga DDR2 R7191K1%

ASM_RCOMP : 80 ohm to P1.8V_AUX SM_RCOMP# : 80 ohm to VSS C874100nFDRAW DATE TITLE

Jun PARK

9/23/2008

C87310V

CHECK

DEV. STEP

Bremen-L2200nF-X5R 10V

SAMSUNGYM.AHN PV

nostuff nostuff

MCH_CANTIGA_GM_DDR2APPROVAL REV

ELECTRONICSHJ.KIMMODULE CODE LAST EDIT

1.0

CANTIGA (3/5)

PART NO.

BA41-xxxxxA

October 27, 2009 14:27:43 PM

PAGE

14 4 3 2

OF

59

1

8-14

R530/R730

THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS SAMSUNG ELECTRONICS COS PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS P1.8V_AUX EXCEPT AS AUTHORIZED BY SAMSUNG. EC506 220uF2.5V AD10000nF-X5R 6.3V 10000nF-X5R 6.3V 100nF 10V

SAMSUNG PROPRIETARY

4

3

2

1

C826 C845100nF 10V

C827

C841

nostuff

DBD16 BB24 BB21 BA36 AW16 AW13 AT13

22uF->10uF

D

MCH1_P1.05V_AXF_MN

VCC_SM_NC_7 VCC_SM_NC_6 VCC_SM_NC_5 VCC_SM_NC_4 VCC_SM_NC_3 VCC_SM_NC_2 VCC_SM_NC_1

C65010000nF-X5R 6.3V 1000nF-X5R 6.3V

C645

VCC_SM_35 VCC_SM_34 VCC_SM_33 VCC_SM_32 VCC_SM_31 VCC_SM_30 VCC_SM_29 VCC_SM_28 VCC_SM_27 VCC_SM_26 VCC_SM_25 VCC_SM_24 VCC_SM_23 VCC_SM_22 VCC_SM_21 VCC_SM_20 VCC_SM_19 VCC_SM_18 VCC_SM_17 VCC_SM_16 VCC_SM_15 VCC_SM_14 VCC_SM_13 VCC_SM_12 VCC_SM_11 VCC_SM_10 VCC_SM_9 VCC_SM_8 VCC_SM_7 VCC_SM_6 VCC_SM_5 VCC_SM_4 VCC_SM_3 VCC_SM_2 VCC_SM_1

BH32 BH31 BH29 BG32 BG31 BG30 BG29 BF32 BF31 BF29 BD32 BD29 BC32 BC29 BB32 BB29 BA32 BA29 AY32 AY29 AW32 AW29 AV32 AV29 AU32 AU29 AT32 AT29 AR32 AR29 AP33 AP32 AP29 AN33 AN32

P1.05V

P3.3V

P1.05V

nostuffVCC AXG

VCC HAD

P1.05V_PEGVCC_SM

A21 B21 B22 VCC_AXF_1 VCC_AXF_2 VCC_AXF_3

VCC_HV

VCC AXG

100nF 10V

C793AF48 AG47 AH47 AH48 VCC_DMI_1 VCC_DMI_2 VCC_DMI_3 VCC_DMI_4

CB27 A26 VCCA_CRT_DAC_1 VCCA_CRT_DAC_2

CRT / TV POWER

A25 VCCA_DAC_BG



A24 B24 VCCA_TV_DAC_1 VCCA_TV_DAC_2

P1.5VMCH1_P1.5V_TVDAC_MN M25

C658100nF 10V

VCCD_TVDAC VCCD_QDAC VCCA_LVDS LVDS POWER

C66710nF 25V

L28 J48

AXG SENSE

BK47

L37 M38

VCCD_LVDS_1 VCCD_LVDS_2 VCC_TX_LVDS

MCH1_P1.8VAUX_SM_CK_MN

C842 C840 C836 C825 C835 C815 C819

100nF 10V 1000nF-X5R 6.3V 220nF 16V 1000nF-X5R 6.3V 220nF 16V 470nF 16V 100nF 10V

g g g un al un al un al ms nti ms nti ms nti Sa de Sa de Sa de nfi nfi nfi Co Co CoC644 100nF10V

MCH1_P3.3V_HV_R_MN

R109

12.1

3

2

1

1%

30V BAT54A D11

VCC_HDA

A32

HDMI OPTION

P1.05V_PEGVCC_HV_1 VCC_HV_2 VCC_HV_3 A35 B35 C35

2A routing

SHORT502

INSTPAR

P1.05V

C121

10000nF-X5R 6.3V

C120U46 U47 U48 V47 V48

10000nF-X5R 6.3V

U7-4 EB88CTPM 4 OF 5

PEG POWER

VCC_PEG_1 VCC_PEG_2 VCC_PEG_3 VCC_PEG_4 VCC_PEG_5

P1.5V

Y5V -> X5R 22uF->10uF

SHORT503

INSTPAR

P1.05V

B10 BLM18PG181SN1AD48

CVCCA_PEG_BG

Cantiga : 1.5V

R800904-002376

VCCA_PEG_PLL

AA48

C784 100nF

C113 100nF10V

1

10V

C112AA47

10000nF-X5R 6.3V

VCCD_PEG_PLL

MCH1_P1.05V_PEG_PLL_MN

PLL POWER

VCCA_DPLLA

F47

VCCA_DPLLB

L48

VCCA_HPLL

AD1

Y5V -> X5RAE1MCH1_P1.05V_MPLL_MN

6.3V

C767

10000nF-X5R

C785VCCA_MPLL

100nF 10V

P1.05V

VCCD_HPLL

AF1

VCC_SM_LF

VCC_SM_CK VCCA_SM_CK_NCTF

VCCA_SM_CK

VCCA_SM

VCC_AXG_SENSE

AJ14

R680 100 1%

C796

BVCCA_SM_CK_NCTF_8 VCCA_SM_CK_NCTF_7 VCCA_SM_CK_NCTF_6 VCCA_SM_CK_NCTF_5 VCCA_SM_CK_NCTF_4 VCCA_SM_CK_NCTF_3 VCCA_SM_CK_NCTF_2 VCCA_SM_CK_NCTF_1 VSS_AXG_SENSE 100 1% AH14 R672100nF 10V

BLM18PG181SN1VCCA_SM_CK_5 VCCA_SM_CK_4 VCCA_SM_CK_3 VCCA_SM_CK_2 VCCA_SM_CK_1

nostuff nostuff

VCC_SM_CK_4 VCC_SM_CK_3 VCC_SM_CK_2 VCC_SM_CK_1

VCC_SM_LF_7 VCC_SM_LF_6 VCC_SM_LF_5 VCC_SM_LF_4 VCC_SM_LF_3 VCC_SM_LF_2 VCC_SM_LF_1

R673

VCCA_SM_9 VCCA_SM_8 VCCA_SM_7 VCCA_SM_6 VCCA_SM_5 VCCA_SM_4 VCCA_SM_3 VCCA_SM_2 VCCA_SM_1

1

R674

B515

1

P1.05V

C801

MCH1_VCC_AXG_SENSE_MN MCH1_VSS_AXG_SENSE_MN

100nF 10V

10000nF-X5R 6.3V

C811

22uF->10uFAP28 AP25 AN28 AN25 AN24

BB13 BA37 AY5 AV44 AV21 AM40 AM10

BH20 BG20 BF21 BF20

AM28 AM26 AM25 AM24 AM23 AL25 AL24 AL23

AT16 AR20 AR17 AR16 AP20 AP17 AP16 AN20 AN17

MCH1_P1.05V_MPLL_R_MN

P1.05V

C795

1000nF-X5R 6.3V

10000nF-X5R 6.3V

C816

C824

10000nF-X5R 6.3V

C751 22000nF-X5R

20%

P1.8V_AUX

6.3V

2.5V AD

EC505 220uF

AB523 BLM18PG181SN1 R7211

P1.05V

Y5V -> X5R 22uF->10uFDRAW DATE

nostuff nostuff

AC817 C875 C870 100nF10000nF-X5R 6.3V 10V 100nF 10V

TITLE

2200nF-X5R 10V

10000nF-X5R 6.3V

22uF->10uF nostuff

CHECK

DEV. STEP

YM.AHNAPPROVAL REV


MCH_CANTIGA_GM_DDR21.0

ELECTRONICS

CANTIGA (4/5)

PART NO.

BA41-xxxxxA

October 27, 2009 14:27:43 PM

PAGE

15 4 3 2

OF

59

1


R530/R730

C828

C750

Jun PARK

9/23/2008

Bremen-L

SAMSUNG

8-15


SAMSUNG PROPRIETARY

4 3

2

1

AJ25 AJ28 AJ34 AJ37 AJ39 AJ42 AJ47 AJ7 AK15 AL3 AL33 AL48 AM1 AM12 AM34 AM36 AM39 AM41 AM43 AM46 AM6 AM9 AN11 AN13 AN16 AN21 AN29 AN37 AN40 AN42 AN47 AN7 AN9 AP2 AP21 AR2 AR25 AR28 AR33 AR46 AR48 AT10 AT12 AT17 AT20 AT24 AT28 AT37 AT39 AT42 AT6 AT8 AU16 AU2 AU21 AU36 AU38 AU41 AU43 AU48 AU7 AV10 AV12 AV25 AV28

DA12 A15 A18 A20 A23 A29 A31 A34 AA1 AA10 AA12 AA14 AA26 AA35 AA38 AA41 AA44 AA7 AB21 AB24 AB26 AB28 AB33 AB47 AC15 AC2 AC25 AD12 AD2 AD38 AD41 AD44 AD47 AD5 AD9 AE10 AE13 AE2 AE28 AE34 AE36 AE39 AE42 AE7 AF2 AF21 AF24 AF26 AF34 AF47 AG20 AG23 AG28 AH11 AH2 AH21 AH24 AH26 AH33 AH35 AH38 AH41 AH44 AH5 AH8 AJ10 AJ13 AJ2 AJ20 AJ24 VSSA_DAC_BG VSSA_LVDS VSS_NCTF_1 VSS_NCTF_2 VSS_NCTF_3 VSS_NCTF_4 VSS_NCTF_5 VSS_NCTF_6 VSS_NCTF_7 VSS_NCTF_8 VSS_NCTF_9 VSS_NCTF_10 VSS_NCTF_11 VSS_NCTF_12 VSS_NCTF_13 VSS_NCTF_14 VSS_NCTF_15 VSS_NCTF_16 VSS_SCB_1 VSS_SCB_2 VSS_SCB_3 VSS_SCB_4 VSS_SCB_5 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9 VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 VSS_16 VSS_17 VSS_18 VSS_19 VSS_20 VSS_21 VSS_22 VSS_23 VSS_24 VSS_25 VSS_26 VSS_27 VSS_28 VSS_29 VSS_30 VSS_31 VSS_32 VSS_33 VSS_34 VSS_35 VSS_36 VSS_37 VSS_38 VSS_39 VSS_40 VSS_41 VSS_42 VSS_43 VSS_44 VSS_45 VSS_46 VSS_47 VSS_48 VSS_49 VSS_50 VSS_51 VSS_52 VSS_53 VSS_54 VSS_55 VSS_56 VSS_57 VSS_58 VSS_59 VSS_60 VSS_61 VSS_62 VSS_63 VSS_64 VSS_65 VSS_66 VSS_67 VSS_68 VSS_69 VSS_70 VSS F38 F44 F46 F5 G11 G13 G16 G21 G24 G25 G41 G47 G9 H1 H17 H28 H29 H33 H37 H40 H46 H5 J12 J21 J24 J25 J36 J38 J43 J5 J7 K16 K2 K20 K24 K28 K29 K32 L12 L13 L24 L25 L33 L36 L39 L42 L47 L5 L8 M10 M17 M2 M21 M41 VSS_241 VSS_242 VSS_243 VSS_244 VSS_245 VSS_246 VSS_247 VSS_248 VSS_249 VSS_250 VSS_251 VSS_252 VSS_253 VSS_254 VSS_255 VSS_256 VSS_257 VSS_258 VSS_259 VSS_260 VSS_261 VSS_262 VSS_263 VSS_264 VSS_265 VSS_266 VSS_267 VSS_268 VSS_269 VSS_270 VSS_271 VSS_272 VSS_273 VSS_274 VSS_275 VSS_276 VSS_277 VSS_278 VSS_279 VSS_280 VSS_281 VSS_282 VSS_283 VSS_284 VSS_285 VSS_286 VSS_287 VSS_288 VSS_289 VSS_290 VSS_291 VSS_292 VSS_293 VSS_294 VSS VSS TV & LVDS VSS VSS SCB VSS NCTF0904-002376

DVSS_136 VSS_137 VSS_138 VSS_139 VSS_140 VSS_141 VSS_142 VSS_143 VSS_144 VSS_145 VSS_146 VSS_147 VSS_148 VSS_149 VSS_150 VSS_151 VSS_152 VSS_153 VSS_154 VSS_155 VSS_156 VSS_157 VSS_158 VSS_159 VSS_160 VSS_161 VSS_162 VSS_163 VSS_164 VSS_165 VSS_166 VSS_167 VSS_168 VSS_169 VSS_170 VSS_171 VSS_172 VSS_173 VSS_174 VSS_175 VSS_176 VSS_177 VSS_178 VSS_179 VSS_180 VSS_181 VSS_182 VSS_183 VSS_184 VSS_185 VSS_186 VSS_187 VSS_188 VSS_189 VSS_190 VSS_191 VSS_192 VSS_193 VSS_194 VSS_195 VSS_196 VSS_197 VSS_198 VSS_199 VSS_200 VSS_201 VSS_202 VSS_203 VSS_204 VSS_205 AV3 AV33 AV40 AV43 AV46 AV6 AV8 AW17 AW2 AW20 AW21 AW37 AW47 AY11 AY24 AY42 AY46 AY7 B23 B26 B34 B36 B39 B41 B8 B9 BA13 BA16 BA2 BA20 BA28 BA33 BA38 BA46 BA5 BB11 BB25 BB37 BB40 BB47 BB8 BC13 BC17 BC20 BC3 BC33 BC38 BC43 BC9 BD11 BD25 BD28 BD36 BD41 BD46 BD6 BE4 BF12 BF24 BF26 BF34 BF37 BF44 BF9 BG10 BG13 BG14 BG15 BG17 BG19

C



B

g g g un al un al un al ms nti ms nti ms nti Sa de Sa de Sa de nfi nfi nfi Co Co CoU7-5 EB88CTPM 5 OF 5VSS_295 VSS_296 VSS_297 VSS_298 VSS_299 VSS_300 VSS_301 VSS_302 VSS_303 VSS_304 VSS_305 VSS_306 VSS_307 VSS_308 VSS_309 VSS_310 VSS_311 VSS_312 VSS_313 VSS_314 VSS_315 VSS_316 VSS_317 VSS_318 VSS_319 VSS_320 VSS_321 VSS_322 VSS_323 VSS_324 VSS_325 VSS_326 VSS_327 VSS_328 VSS_329 VSS_330 VSS_331 VSS_332 VSS_333 VSS_334 VSS_335 VSS_336 VSS_337 VSS_338 VSS_339 VSS_340 VSS_341 VSS_342 VSS_343 VSS_344 VSS_345 VSS_346 VSS_347 VSS_348 VSS VSS VSS A3 A48 BH1 BH48 C1 AA17 AB29 AB32 AC19 AF29 AF32 AJ17 AJ30 AL17 AL20 AM29 U17 U23 U26 V20 V32 AJ6 BG21 BG28 BG33 BG36 BG40 BG42 BG6 BH23 BH25 BH38 BH8 C11 C14 C17 C20 C26 C28 C32 C37 C38 C43 C6 E13 E16 E24 E25 E40 E8 F20 F24 F28 F29 F3 F32 F36 B25 J47 VSS_349 VSS_206 VSS_207 VSS_208 VSS_209 VSS_210 VSS_211 VSS_212 VSS_213 VSS_214 VSS_215 VSS_216 VSS_217 VSS_218 VSS_219 VSS_220 VSS_221 VSS_222 VSS_223 VSS_224 VSS_225 VSS_226 VSS_227 VSS_228 VSS_229 VSS_230 VSS_231 VSS_232 VSS_233 VSS_234 VSS_235 VSS_236 VSS_237 VSS_238 VSS_239 VSS_240DRAW DATE TITLE

VSS_71 VSS_72 VSS_73 VSS_74 VSS_75 VSS_76 VSS_77 VSS_78 VSS_79 VSS_80 VSS_81 VSS_82 VSS_83 VSS_84 VSS_85 VSS_86 VSS_87 VSS_88 VSS_89 VSS_90 VSS_91 VSS_92 VSS_93 VSS_94 VSS_95 VSS_96 VSS_97 VSS_98 VSS_99 VSS_100 VSS_101 VSS_102 VSS_103 VSS_104 VSS_105 VSS_106 VSS_107 VSS_108 VSS_109 VSS_110 VSS_111 VSS_112 VSS_113 VSS_114 VSS_115 VSS_116 VSS_117 VSS_118 VSS_119 VSS_120 VSS_121 VSS_122 VSS_123 VSS_124 VSS_125 VSS_126 VSS_127 VSS_128 VSS_129 VSS_130 VSS_131 VSS_132 VSS_133 VSS_134 VSS_135

M44 M6 N11 N13 N16 N20 N25 N29 N32 N39 N42 N47 N7 P1 P28 P3 P33 P36 P46 R17 R21 R24 R3 R46 T29 T35 T38 T41 T44 T47 U24 U25 U28 U29 U35 U38 U41 U44 V46 W15 W34 Y11 Y2 Y20 Y23 Y25 Y28 Y35 Y38 Y41 Y44 Y47 Y5 Y8

C

B


A9/23/2008 YM.AHNAPPROVAL REV


SAMSUNG1.0

MCH_CANTIGA_GM_DDR2

ELECTRONICS

CANTIGA (5/5)

PART NO.

BA41-xxxxxA

October 27, 2009 14:27:43 PM

PAGE

16 4 3 2

OF

59

1

8-16


R530/R730


SAMSUNG PROPRIETARY

4

3

2

1

DDR2 SO-DIMM #0Height : 4mm (Standard)

DMEM1_ADQ(63:0)14-D3

D

P0.9V

MEM1_AMA(14:0)0 1 2 3 4 5 6 7 8 9 10 11 12 13 14

14-C4,17-D2

CMEM1_ABS(0) MEM1_ABS(1)BA0 BA1 S0* S1* CK0 CK0* CK1 CK1* CKE0 CKE1 CAS* RAS* WE* SA0 SA1 SCL SDA ODT0 ODT1 DM0 DM1 DM2 DM3 DM4 DM5 DM6 DM7 DQS0 DQS1 DQS2 DQS3 DQS4 DQS5 DQS6 DQS714-D4 14-D4,17-C2 14-D4,17-C2 14-B4,17-C2 14-B4,17-C2 14-B4 14-B4 14-B4 14-B4 14-B4,17-C2 14-B4,17-C2 14-B4,17-C2

MEM1_ABS(2)107 106100nF 10V

14-D4,17-C2

102 101 100 99 98 97 94 92 93 91 105 90 89 116 86 84 85 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10_AP A11 A12 A13 A14 A15 A16_BA2 DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 DQ16 DQ17 DQ18 DQ19 DQ20 DQ21 DQ22 DQ23 DQ24 DQ25 DQ26 DQ27 DQ28 DQ29 DQ30 DQ31 DQ32 DQ33 DQ34 DQ35 DQ36 DQ37 DQ38 DQ39 DQ40 DQ41 DQ42 DQ43 DQ44 DQ45 DQ46 DQ47 DQ48 DQ49 DQ50 DQ51 DQ52 DQ53 DQ54 DQ55 DQ56 DQ57 DQ58 DQ59 DQ60 DQ61 DQ62 DQ630 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

1/25 7 17 19 4 6 14 16 23 25 35 37 20 22 36 38 43 45 55 57 44 46 56 58 61 63 73 75 62 64 74 76 123 125 135 137 124 126 134 136 141 143 151 153 140 142 152 154 157 159 173 175 158 160 174 176 179 181 189 191 180 182 192 194

DDR2M2-1 DDR2-SODIMM-200P-STDP1.8V_AUX

MEM1_AMA(14:0)

14-C4,17-D4

MEM1_CS0# MEM1_CS1# CLK1_MCLK0 CLK1_MCLK0# CLK1_MCLK1 CLK1_MCLK1# MEM1_CKE0 MEM1_CKE130 32 164 166 79 80 113

110 115



DDR2M_SA00_MN DDR2M_SA01_MN

MEM1_ACAS# 14-B4,17-C2 108 MEM1_ARAS# 14-B4,17-C2 109 MEM1_AWE# 10K 1% 198 R846 10K 1% 200 R847 11-B4,18-B4 31-B4 197 SMB3_CLK 11-B4,18-B4 31-B4 195 SMB3_DATA MEM1_ODT0 MEM1_ODT1 MEM1_ADM(7:0)14-B4,17-C2 14-B4,17-C2 14-D4

114 119 10 26 52 67 130 147 170 185 13 31 51 70 131 148 169 188

B

MEM1_ADQS(7:0)0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7

14-C4

0 1 2 3 4 5 6 7

MEM1_ADQS#(7:0)

11 29 49 68 129 146 167 186

DQS*0 DQS*1 DQS*2 DQS*3 DQS*4 DQS*5 DQS*6 DQS*7

g g g un al un al un al ms nti ms nti ms nti Sa de Sa de Sa de nfi nfi nfi Co Co CoDDR2M2-2 DDR2-SODIMM-200P-STDP3.3V C9972200nF-X5R 10V

C996

112 111 117 96 95 118 81 82 87 103 88 104

2/2

VDD1 VDD2 VDD3 VDD4 VDD5 VDD6 VDD7 VDD8 VDD9 VDD10 VDD11 VDD12

199

VDDSPD

83 120 50 69 163

NC1 NC2 NC3 NC4 NCTEST

MEM1_VREF

14-D1,18-C3 51-B1

1

VREF

C978

100nF 10V

C962

2200nF-X5R 10V

201 202

GND0 GND1

nostuff

47 133 183 77 12 48 184 78 71 72 121 122 196 193 8

VSS1 VSS2 VSS3 VSS4 VSS5 VSS6 VSS7 VSS8 VSS9 VSS10 VSS11 VSS12 VSS13 VSS14 VSS15

VSS16 VSS17 VSS18 VSS19 VSS20 VSS21 VSS22 VSS23 VSS24 VSS25 VSS26 VSS27 VSS28 VSS29 VSS30 VSS31 VSS32 VSS33 VSS34 VSS35 VSS36 VSS37 VSS38 VSS39 VSS40 VSS41 VSS42 VSS43 VSS44 VSS45 VSS46 VSS47 VSS48 VSS49 VSS50 VSS51 VSS52 VSS53 VSS54 VSS55 VSS56 VSS57

18 24 41 53 42 54 59 65 60 66 127 139 128 145 165 171 172 177 187 178 190 9 21 33 155 34 132 144 156 168 2 3 15 27 39 149 161 28 40 138 150 162

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14

R858 R832 R857 R831 R856 R830 R855 R854 R829 R827 R833 R853 R828 R863 R852

56 56 56 56 56 56 56 56 56 56 56 56 56 56 56

MEM1_CS0# MEM1_CS1#

14-B4,17-C4 14-B4,17-C4

R861 R838

56 56

MEM1_CKE0 MEM1_CKE1

14-B4,17-C4 14-B4,17-C4

R825 R851

56 56

CMEM1_ODT0 MEM1_ODT114-B4,17-B4 14-B4,17-B4

R862 R837

56 56

MEM1_ABS(0) MEM1_ABS(1) MEM1_ABS(2)

14-D4,17-C4 14-D4,17-C4 14-D4,17-C4

R834 R859 R826

56 56 56

MEM1_ACAS# MEM1_ARAS# MEM1_AWE#

14-B4,17-C4 14-B4,17-B4 14-B4,17-B4

R836 R860 R835

56 56 56

P0.9V

Place one cap close to every 2 pull-up resistors terminated to P0.9V

BC1009 C981 C979 C964 C1005

3709-001573|sodimm-200p-s-4-1

100nF 10V

100nF 10V

100nF 10V

100nF 10V

100nF 10V

C1010

100nF 10V

100nF 10V

C1004

C1006

100nF 10V

100nF 10V

C1008

C1007

100nF 10V

C1000

100nF 10V

100nF 10V

C974

100nF 10V

C980

nostuffME POWER RAIL UNDER ME ENABLE

nostuff nostuff nostuff

nostuff nostuff

P1.8V_AUX

Place near SO-DIMM0

EC508 220uF C9933709-001573|sodimm-200p-s-4-1

2.5V AD

2200nF-X5R 2200nF-X5R 2200nF-X5R 2200nF-X5R 10V 10V 10V 10V

C1013

C991

C992

2200nF-X5R 100nF 10V 10V

C1011 nostuff

C994

C1012

100nF 10V

100nF 10V

C990

C995

100nF 10V

ADRAW DATE


TITLE



SODIMM_DDR21.0

ELECTRONICS

SODIMM_DDR2 #1

PART NO.

BA41-xxxxxA

October 27, 2009 14:27:43 PM

PAGE

17 4 3 2

OF

59

1


R530/R730

Bremen-L

SAMSUNG

8-17


SAMSUNG PROPRIETARY

4

3

2

1

DDR2 SO-DIMM #1Height : 4mm (Reverse)

DMEM1_BDQ(63:0)

14-A1

P0.9V MEM1_BMA(14:0)14-B1,18-D4

D0 1 2 3 4 5 6 7 8 9 10 11 12 13 14

DDR2M1-1 DDR2-SODIMM-200P-RVSP1.8V_AUX0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

MEM1_BMA(14:0)0 1 2 3 4 5 6 7 8 9 10 11 12 13 14

14-B1,18-D1

CMEM1_BBS(0) MEM1_BBS(1)BA0 BA1 S0* S1* CK0 CK0* CK1 CK1* CKE0 CKE1 CAS* RAS* WE* SA0 SA1 SCL SDA ODT0 ODT1 DM0 DM1 DM2 DM3 DM4 DM5 DM6 DM7 13 31 51 70 131 148 169 18814-C1 14-B1,18-C1 14-B1,18-C1 14-D1,18-C1 14-D1,18-C1 14-C1 14-C1 14-C1 14-C1 14-C1,18-C1 14-C1,18-C1 14-D1,18-C1

MEM1_BBS(2)107 106 110 115 30 32 164 166 79 80

14-B1,18-C1

102 101 100 99 98 97 94 92 93 91 105 90 89 116 86 84 85 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10_AP A11 A12 A13 A14 A15 A16_BA2 DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 DQ16 DQ17 DQ18 DQ19 DQ20 DQ21 DQ22 DQ23 DQ24 DQ25 DQ26 DQ27 DQ28 DQ29 DQ30 DQ31 DQ32 DQ33 DQ34 DQ35 DQ36 DQ37 DQ38 DQ39 DQ40 DQ41 DQ42 DQ43 DQ44 DQ45 DQ46 DQ47 DQ48 DQ49 DQ50 DQ51 DQ52 DQ53 DQ54 DQ55 DQ56 DQ57 DQ58 DQ59 DQ60 DQ61 DQ62 DQ63 5 7 17 19 4 6 14 16 23 25 35 37 20 22 36 38 43 45 55 57 44 46 56 58 61 63 73 75 62 64 74 76 123 125 135 137 124 126 134 136 141 143 151 153 140 142 152 154 157 159 173 175 158 160 174 176 179 181 189 191 180 182 192 194

1/2112 111 117 96 95 118 81 82 87 103 88 104

MEM1_CS2# MEM1_CS3#



CLK1_MCLK2 CLK1_MCLK2# CLK1_MCLK3 CLK1_MCLK3# MEM1_CKE2 MEM1_CKE3 P3.3V113 MEM1_BCAS# 14-D1,18-C1 108 MEM1_BRAS# 14-D1,18-C1 109 MEM1_BWE# 10K 1% 198 R807 10K 1% 200 R808 11-B4,17-B4 31-B4 197 SMB3_CLK 11-B4,17-B4 31-B4 195 SMB3_DATA

DDR2M_SA10_MN DDR2M_SA11_MN

MEM1_ODT2 MEM1_ODT3 MEM1_BDM(7:0)

14-D1,18-C1 14-C1,18-C1 14-C1

114 119 10 26 52 67 130 147 170 185 DQS0 DQS1 DQS2 DQS3 DQS4 DQS5 DQS6 DQS7

B

MEM1_BDQS(7:0)

14-C1

0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7

MEM1_BDQS#(7:0)

11 29 49 68 129 146 167 186

DQS*0 DQS*1 DQS*2 DQS*3 DQS*4 DQS*5 DQS*6 DQS*7

g g g un al un al un al ms nti ms nti ms nti Sa de Sa de Sa de nfi nfi nfi Co Co Co2/2P3.3V C942100nF 10V

DDR2M1-2 DDR2-SODIMM-200P-RVS

C941

2200nF-X5R 10V

VDD1 VDD2 VDD3 VDD4 VDD5 VDD6 VDD7 VDD8 VDD9 VDD10 VDD11 VDD12

199

VDDSPD

83 120 50 69 163

NC1 NC2 NC3 NC4 NCTEST

MEM1_VREF

14-D1,17-C3 51-B1

1

VREF

C933

100nF 10V

C944

2200nF-X5R 10V

201 202

GND0 GND1

nostuff

47 133 183 77 12 48 184 78 71 72 121 122 196 193 8

VSS1 VSS2 VSS3 VSS4 VSS5 VSS6 VSS7 VSS8 VSS9 VSS10 VSS11 VSS12 VSS13 VSS14 VSS15

VSS16 VSS17 VSS18 VSS19 VSS20 VSS21 VSS22 VSS23 VSS24 VSS25 VSS26 VSS27 VSS28 VSS29 VSS30 VSS31 VSS32 VSS33 VSS34 VSS35 VSS36 VSS37 VSS38 VSS39 VSS40 VSS41 VSS42 VSS43 VSS44 VSS45 VSS46 VSS47 VSS48 VSS49 VSS50 VSS51 VSS52 VSS53 VSS54 VSS55 VSS56 VSS57

18 24 41 53 42 54 59 65 60 66 127 139 128 145 165 171 172 177 187 178 190 9 21 33 155 34 132 144 156 168 2 3 15 27 39 149 161 28 40 138 150 162

R799 R779 R798 R778 R797 R777 R795 R796 R776 R775 R781 R793 R774 R803 R794

56 56 56 56 56 56 56 56 56 56 56 56 56 56 56

MEM1_CS2# MEM1_CS3#

14-D1,18-C4 14-D1,18-C4

R802 R784

56 56

MEM1_CKE2 MEM1_CKE3

14-C1,18-C4 14-C1,18-C4

R773 R772

56 56

MEM1_ODT2 MEM1_ODT3

14-D1,18-B4 14-C1,18-B4

R804 R785

56 56

MEM1_BBS(0) MEM1_BBS(1) MEM1_BBS(2)

14-B1,18-C4 14-B1,18-C4 14-B1,18-C4

R780 R800 R792

56 56 56

C

MEM1_BCAS# MEM1_BRAS# MEM1_BWE#

14-D1,18-C4 14-D1,18-B4 14-D1,18-B4

R783 R801 R782

56 56 56

P0.9V

Place one cap close to every 2 pull-up resistors terminated to P0.9V

3709-001572|sodimm-200p-r-1-1

100nF 10V

C971

100nF 10V

C937

C939

100nF 10V

100nF 10V

C935

100nF 10V

C973

C965

100nF 10V

C963

100nF 10V

C934

100nF 10V

C938

100nF 10V

100nF 10V

C972

C940

100nF 10V

C966

100nF 10V

C936

100nF 10V

B

nostuff

nostuff

nostuff

nostuff

nostuff nostuff

P1.8V_AUX

Place near SO-DIMM1

EC507 220uF C969

2.5V AD

2200nF-X5R 2200nF-X5R 2200nF-X5R 2200nF-X5R 2200nF-X5R 100nF 10V 10V 10V 10V 10V 10V

C920

C923

C921

C968

C970

C967

100nF 10V

C922

100nF 10V

C919

100nF 10V

nostuff

3709-001572|sodimm-200p-r-1-1

ADRAW DATE TITLE




SAMSUNG1.0

SODIMM_DDR2

ELECTRONICS

SODIMM_DDR2 #2

PART NO.

BA41-xxxxxA

October 27, 2009 14:27:43 PM

PAGE

18 4 3 2

OF

59

1

8-18


R530/R730

DP3.3V R63 C67910V 100nF 10V 100nF 6.3V 10000nF-X5R 6.3V 1000nF-X5R 6.3V 1000nF-X5R

PEX_IOVDD_1 PEX_IOVDD_2 PEX_IOVDD_3 PEX_IOVDD_4 PEX_IOVDD_5

AK16 AK17 AK21 AK24 AK27

C68410V 100nF 10V 100nF 6.3V 10000nF-X5R

C675 C6736.3V 1000nF-X5R 6.3V 1000nF-X5R

C676 C67410V 4700nF-X5R

C691

GFX3_THERMDN

7-C1

B4

THERMDN

I2CS_SCL I2CS_SDA

E2 E1

R87 R86


SAMSUNG PROPRIETARY

4 2P1.05V

3

P3.3V

1

2.2K

U6-1 N11P-GE1-B-A3 1/5Place near pin

2.2K

7-C2,44-B3 7-C2,44-B3

KBC3_THERM_SMCLK KBC3_THERM_SMDATA

10K 1%

PLT3_RST#13-B1,30-C1 34-A4,40-D4 42-C2,44-B3

AM16 PEX_RST_N PEX_CLKREQ_N PEX_IOVDDQ_11 PEX_IOVDDQ_12 PEX_IOVDDQ_13 PEX_IOVDDQ_14 PEX_IOVDDQ_15 PEX_IOVDDQ_16 PEX_IOVDDQ_17 PEX_IOVDDQ_18 PEX_IOVDDQ_19 PEX_IOVDDQ_20 PEX_IOVDDQ_21 PEX_IOVDDQ_22 PEX_IOVDDQ_23 PEX_IOVDDQ_24 PEX_IOVDDQ_25 AG25 AG26 AJ14 AJ15 AJ19 AJ21 AJ22 AJ24 AJ25 AJ27 AK18 AK20 AK23 AK26 AL16 AR13

PEX_IOVDDQ_1 PEX_IOVDDQ_2 PEX_IOVDDQ_3 PEX_IOVDDQ_4 PEX_IOVDDQ_5 PEX_IOVDDQ_6 PEX_IOVDDQ_7 PEX_IOVDDQ_8 PEX_IOVDDQ_9 PEX_IOVDDQ_10

GFX3_TSTCLK_OUT_N_MN GFX3_TSTCLK_OUT_MN

R616200 1% AJ17 AJ18 PEX_TSTCLK_OUT PEX_TSTCLK_OUT_N PEX_REFCLK PEX_REFCLK_N PEX_TX0 PEX_TX1 PEX_TX2 PEX_TX3 PEX_TX4 PEX_TX5 PEX_TX6 PEX_TX7 PEX_TX8 PEX_TX9 PEX_TX10 PEX_TX11 PEX_TX12 PEX_TX13 PEX_TX14 PEX_TX15 PEX_TX0_N PEX_TX1_N PEX_TX2_N PEX_TX3_N PEX_TX4_N PEX_TX5_N PEX_TX6_N PEX_TX7_N PEX_TX8_N PEX_TX9_N PEX_TX10_N PEX_TX11_N PEX_TX12_N PEX_TX13_N PEX_TX14_N PEX_TX15_N PEX_SVDD_3V3_2 PEX_SVDD_3V3_1 AG19 F7 NC_1 NC_36 NC_37 NC_39 NC_40 NC_41 NC_44 NC_45 NC_49 NC_50 NC_51 NC_11 E7 A2 AA4 AB4 AB7 AC5 AD6 AF6 AG6 AJ5 AK15 AL7 NC_22 NC_28 NC_30 H32 M7 P6 PEX_RX0 PEX_RX1 PEX_RX2 PEX_RX3 PEX_RX4 PEX_RX5 PEX_RX6 PEX_RX7 PEX_RX8 PEX_RX9 PEX_RX10 PEX_RX11 PEX_RX12 PEX_RX13 PEX_RX14 PEX_RX15 PEX_RX0_N PEX_RX1_N PEX_RX2_N PEX_RX3_N PEX_RX4_N PEX_RX5_N PEX_RX6_N PEX_RX7_N PEX_RX8_N PEX_RX9_N PEX_RX10_N PEX_RX11_N PEX_RX12_N PEX_RX13_N PEX_RX14_N PEX_RX15_N NC_33 NC_34 NC_35 U7 V6 Y411-A1 11-A1

nostuff

PEG1_RXP(15:0)

13-D2

C


PEG1_RXP0_C_MN PEG1_RXP1_C_MN PEG1_RXP2_C_MN PEG1_RXP3_C_MN PEG1_RXP4_C_MN PEG1_RXP5_C_MN PEG1_RXP6_C_MN PEG1_RXP7_C_MN PEG1_RXP8_C_MN PEG1_RXP9_C_MN PEG1_RXP10_C_MN PEG1_RXP11_C_MN PEG1_RXP12_C_MN PEG1_RXP13_C_MN PEG1_RXP14_C_MN PEG1_RXP15_C_MN


PEG1_RXN(15:0)PEG1_RXN0_C_MN PEG1_RXN1_C_MN PEG1_RXN2_C_MN PEG1_RXN3_C_MN PEG1_RXN4_C_MN PEG1_RXN5_C_MN PEG1_RXN6_C_MN PEG1_RXN7_C_MN PEG1_RXN8_C_MN PEG1_RXN9_C_MN PEG1_RXN10_C_MN PEG1_RXN11_C_MN PEG1_RXN12_C_MN PEG1_RXN13_C_MN PEG1_RXN14_C_MN PEG1_RXN15_C_MN13-D2 13-D3

BPEG1_TXP(15:0) 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 PEG1_TXN(15:0)13-D2

CLK1_PEG CLK1_PEG# C583 C599 C585 C601 C587 C603 C589 C605 C591 C607 C593 C609 C595 C611 C597 C613 C584 C600 C586 C602 C588 C604 C590 C606 C592 C608 C594 C610 C596 C612 C598 C6140 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V

AR16 AR17 AL17 AM18 AL19 AL20 AM21 AL22 AL23 AM24 AL25 AL26 AM27 AL28 AK29 AM29 AM31 AN32 AM17 AM19 AK19 AM20 AM22 AK22 AM23 AM25 AK25 AM26 AM28 AK28 AL29 AM30 AM32 AP32

A

CHECK

DEV. STEP

TESTMODE0904-002552

AP35 R584

R583

10K 1% 10K 1%GFX3_TESTMODE_MN

nostuffAPPROVAL

YM.AHNREV


N11X(40NM)1.0

ELECTRONICS

N11X(40NM) (1/5)

PART NO.

BA41-xxxxxA

October 27, 2009 14:27:43 PM

PAGE

19 4 3 2

OF

59

1

R530/R730

AP17 AN19 AR19 AP20 AN22 AR22 AP23 AN25 AR25 AP26 AN28 AR28 AP29 AN31 AR31 AR34 AN17 AP19 AR20 AN20 AP22 AR23 AN23 AP25 AR26 AN26 AP28 AR29 AN29 AP31 AR32 AP34

VDD_SENSE_1 VDD_SENSE_2 VDD_SENSE_3 GND_SENSE_1 GND_SENSE_2 GND_SENSE_3

g g g un al un al un al ms nti ms nti ms nti Sa de Sa de Sa de nfi nfi nfi Co Co CoGFX3_JTAG_TCK_MN GFX3_JTAG_TMS_MN GFX3_JTAG_TDI_MN GFX3_JTAG_TDO_MN GFX3_JTAG_TRST_N_MN

AG11 AG12 AG13 AG15 AG16 AG17 AG18 AG22 AG23 AG24

nostuff nostuff nostuff nostuff C683 C693 C672 C66610V 4700nF-X5R

nostuff GFX3_THERMDP7-B1

B5

THERMDP

I2CC_SCL I2CC_SDA NC_52 NC_53 NC_54 NC_55

E3 E4 F4 G5 D5 E5

R685 R682

33 1% 33 1%

35-A1 35-A1

GFX3_EDID_CLK_MN GFX3_EDID_DATA_MN

LCD3_EDID_CLK LCD3_EDID_DATA

D

C709

PEG3_LCDVDDON & PEG3_BKLTEN PDs are locate in connector

R667

nostuff

AP14 AR14 AN14 AN16 AP16

10K 1%

R57

JTAG_TCK JTAG_TMS JTAG_TDI JTAG_TDO JTAG_TRST_N

GPIO2 GPIO3 GPIO4 GPIO5 GPIO6 GPIO7 GPIO8 GPIO9 GPIO10 GPIO11 GPIO12 GPIO13 GPIO14

K3 H3 H2 H1 H4 H5 H6 J7 K4 K5 H7 J4 J6

35-B2 35-C2 35-C4

LCD3_BRIT PEG3_LCDVDDON PEG3_BKLTEN 53-B4

10K 1%

53-A4

GFX3_VOLTID0 GFX3_VOLTID1

GFX3_OVERTEMP_MN GFX3_THERMALERT_MN

VOLTID0, 1 PU & PD ARE LOCATE IN POWER

GPIO16 GPIO17 GPIO18

L2 L4 M4

GPIO20

L5

P3.3V

GPIO22 GPIO23

L6 M6

CC694 C698 C788J26 J25 NC_26 NC_25

10V 100nF

10V 100nF

6.3V 1000nF-X5R

B520 BLM18PG181SN1

ROM_CS_N

C3

P3.3V

10K 1%

R637

D7 D6 C7 B7 A7

NC_HDA_BCLK NC_HDA_RST NC_HDA_SDI NC_HDA_SDO NC_HDA_SYNC

ROM_SI ROM_SO ROM_SCLK

D3 C4 D4

28-B4 28-A4 28-B4

GFX3_ROM_SI GFX3_ROM_SO GFX3_ROM_SCLK P3.3V

nostuff

I2CH_SCL

F6 AB5

R675CEC

2.2K

HDCP PU

GFX3_HDCP_SCL_MN

I2CH_SDA

G6GFX3_CEC_MN

R668 P1.05V B514 BLM18PG181SN1GFX3_MULTI_STRAP_REF0_MN GFX3_MULTI_STRAP_REF1_MN

2.2K

GFX3_HDCP_SDA_MN

SPDIF

A5

6.3V 1000nF-X5R

C710

C711

10V 100nF

C712

6.3V 1000nF-X5R

C705

R658 R660

40.2K 1% 40.2K 1%

N9 M9

MULTI_STRAP_REF0_GND MULTI_STRAP_REF1_GND

BUFRST_N NC_5

A4 C5

R99

4.7K 1%

GFX3_BUFRST_N_MN

nostuff10V 100nF

R700

GND_169 GND_29

AK14 K9

0-1005

P1.05V

B512 BLM18PG181SN1

GFX1_PLLVDD_MN AE9 AD9 AF9

6.3V 1000nF-X5R

C682

6.3V 1000nF-X5R

C704

CLK1_27M_SS

11-A1

GFX1_SP_PLLVDD_MN

PLLVDD VID_PLLVDD SP_PLLVDD

After ADV Stage, Connect directly.D2 XTAL_SSIN

B

XTAL_OUTBUFF

D1 J9 J10 J11 J12 J13

R89VDD33_1 VDD33_2 VDD33_3 VDD33_4 VDD33_5

10K 1%

CLK1_27M

11-A1

B1

XTAL_IN

XTAL_OUT

B2

R98 R90 R91

10K 1%

GFX3_XTAL_OUTBUFF_MN GFX3_XTAL_OUT_MN

10K 1%

10K 1%

nostuff nostuff

D35 P7 AD20 E35 R7 AD19

53-B4

GFX1_VDDSENSE

PEX_PLLVDD

AG14

GFX1_PEX_PLLVDD_MN

B513 BLM18PG181SN1

P1.05V

C671NC_46 PEX_TERMP AG20 AG21 R620

10V 100nF

6.3V 1000nF-X5R

C726

6.3V 1000n

Documents

Samsung Bremen-l Rev 1.0 Www.mycomp.su