Upload
alejandro-fabian-fernandez
View
59
Download
0
Embed Size (px)
Citation preview
8-1
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
8. Block Diagram and Schematic
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
1 of
55
3
Page
.
A
Page
.
APPROVAL
C
30
DDR2
TER
MINA
TION
DDR2
ON
BOAR
D
45
Page
.
Page
.
1 44
Mode
l Na
me
:
Page
.
37
DIAM
ONDV
ILLE
(N2
70)
42
Page
.
EXCEPT AS AUTHORIZED BY SAMSUNG.
D
PROPRIETARY INFORMATION THAT IS
KBD
CONN
& D
EBUG
POR
T
2
Page
.
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
MICO
M
Page
.
14~1
5
MOUN
T HO
LE
C A
D
4
Page
.
A
INTE
L D
IAM
ON
DV
ILLE
DDR2
SOD
IMM
27~2
9
Revi
sion
:
4
Page
.
Dev.
Ste
p
:
2
P3.3
V_AU
X &
P5V_
AUX
Page
.
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
1.0
7~8
SA
MS
UN
G
Page
.
4
Page
.
2610~1
3
1 1
DRAW
165
TRAN
SMIT
TER
USB
38B
B
Page
.Pa
ge.
Page
.
17
THER
MAL
MONI
TOR
33
2
T.R.
Dat
e
:
B
AUDI
O CO
DEC
(ALC
262-
GR)
Page
.
OPER
ATIO
N BL
OCK
DIAG
RAM
POWE
R DI
SCHA
RGER
Page
.
A
1
18~2
1
AMP
& SP
EAKE
R &
MIC
Page
.
3IN1
SUB
POWE
R SE
QUEN
CE
Page
.
Chip
Set
:
WIN
CHES
TER
LED
FPC
CONN
ECTO
R PO
WER
S/W
392
CHECK
Page
.
CLOC
K DI
STRI
BUTI
ON
CHAR
GER
24
D
1 1
SAMSUNG ELECTRONICS CO’S PROPERTY.
47
C
ELEC
TRO
NICS
C
D A
43
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
2
SWIT
CHED
POW
ER
B
22
BOAR
D IN
FORM
ATIO
N
MINI
-CAR
D (W
irel
ess)
COVE
R
CALI
STOG
A (I
NTEL
945G
SE)
Page
.
2 2
Page
.
INTE
L 94
5GSE
Page
.
SAM
SUNG
PRO
PRIE
TARY
49~5
0
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
DDR2
POW
ER
B
Page
.
B
31254
Page
.
Page
.
CARD
BUS
CONT
ROLL
ER (
AU63
71)
4
3
ICH7
-M
CPU
:
PCB
Part
No
:
9
Page
.CR
T CO
NN.
SAM
SUNG
PRO
PRIE
TARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
4
3
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
D
CHIP
SET
POWE
R (P
1.0
5V &
P 1
.5V)
Page
.
EXCEPT AS AUTHORIZED BY SAMSUNG.
THIS DOCUMENT CONTAINS CONFIDENTIAL
46
EXCEPT AS AUTHORIZED BY SAMSUNG.
A
Page
.
34
HDD
CONN
ECTO
R (S
ATA)
Page
.
C
WINC
HEST
ER M
AIN
CLOC
K GE
NERA
TOR
(CK-
505M
)
TEST
POI
NTS
3
6
BIOS
COD
E
1
36
DTa
ble
of C
onte
nts
4 Rema
rks
:
35 4020
08.0
8.20
41
3
Page
.
Page
.
Page
.
32~3
3
CPU
VRM
POWE
R (V
CC_C
ORE)
Page
.LC
D(LV
DS)
CONN
.
Page
.
Page
.
23
C
LAN
(GIG
ABIT
)
SAM
SUNG
PRO
PRIE
TARY
PV
8-2
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
2 of
55
Pow
er S
/W
Bat
t.
3
P0
2
TFT_
LCD
3
LAN
CO
NTR
OLL
ER
Wire
less
LAN
DIAM
OND
VILL
E
CK-5
05
Aud
io
High
Def
initio
n Au
dio
HP
TOU
CH
PA
D
Aud.
P1
945G
SE
HS
DP
A/W
ibro
CPU2
_THE
RMDA
/DC
Page
P6PC
I_ E
XP2
MIN
I CA
RD
2
ICH
AB
SYNA
PTIC
S
optio
n
2.5i
nch
C
SAM
SUNG
PRO
PRIE
TARY
EXCEPT AS AUTHORIZED BY SAMSUNG.
SAMSUNG ELECTRONICS CO’S PROPERTY.
GE
NE
RA
TOR
ELEC
TRO
NICS
8.9"
/10.
2" W
IDE
C
Page
Page
1
H8S-
2110
B
437
uFCB
GA
Type
B
Page
THE
RM
AL
LPC
1
2P
3in1
B’d
PCI_
EXP
1
533
MHz
PCI_
EXP
3
GM
CH
USB
(2)
Car
dBus
200P
Page
SP
I RO
M
0.3M
Cam
era
533M
Hz F
SB
RTC
MIC
-IN88
E804
0
A
P4
Blu
etoo
th
USB2
.0
AMP
2P
P2
Mod
ule
optio
n
MO
NIT
OR
Page
SPKR
R
ICH7
-M
ALC2
72
HDAU
DIO
USB
(1):d
ebug
por
t
SATA
OPE
RATI
ON
BLO
CK D
IAG
RAM
SIM
M C
ard
Page
Page
THIS DOCUMENT CONTAINS CONFIDENTIAL
Spac
e ba
r
SPI
P5
998
uFCB
GA
Type
Tran
sfor
mer
CR
T
SA
MS
UN
G
8280
1 G
BM
MIN
I CA
RD
1
652
FCBG
A Ty
pe
Page
P3LV
DS
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EMC2
102
4
Page
HD
D
AU63
71
CP
U
4
LAN
RJ45
D
MIC
OM
P/S2
Page
2
DD
R2-
SO
DIM
M
PCI_
EXP
D
CLO
CK
KE
YB
OA
RD
PROPRIETARY INFORMATION THAT IS
MAX
1 G
BVG
A
SPKR
L
P7US
B (3
)
2P
8-3
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
3 of
55
1
0 0 0 00 0 0 0 0 0 0 00 0
P3.3
V
P1.8
V_AU
X
2.5V
swi
tche
d po
wer r
ail (
off i
n S3
-S5)
P2.5
V
5.0V
pow
er ra
il (of
f in
S4-S
5)P5
V_AU
X
VCCP
P0.9
V
1.05
V po
wer r
alil.
GM
CH c
ore,
CPU
/GM
CH F
SB T
erm
inat
ion.
DDR2
Ter
min
atio
n
Devic
esID
SEL#
REQ
/GNT
#In
terru
pts
I C /
SMB
Addr
ess
Devic
es
1 1 11 1 1 1 1 1 1 11 1 1 11
6 7CA
MER
A
UHCI
_0
UHCI
_1
UHCI
_2
UHCI
_3
USB
Hub
to P
CILP
C Br
idge
/IDE/
AC97
/SM
BUS
Inte
rnal
MAC
AD29
(inte
rnal
)AD
30(in
tern
al)
AD31
(inte
rnal
)AD
24(in
tern
al)
0
0.90
8 V
0.74
8 V
0.89
2 V
0.82
8 V
0.81
2 V
0.79
6 V
0.78
0 V
0.73
2 V
0.71
6 V
0.70
0 V
0.87
6 V
0.86
0 V
0.84
4 V
0.76
4 V
01
-16
hBA
TTER
Y00
01 0
11h
-5E
hW
83L7
71G
0101
111
x
P3.3
V
VCCP
P1.8
V_AU
X
VCC_
CORE
CPU
(8)
P1.5
V_AU
X
P5V
USB
PORT
11 1 1 1 1 1 1 11 1 1 1 1
00.
924
VM
ICO
M(2
6)
DMB(
28)
MDC
(29)
M
ini-P
CI(3
0)
R5C8
41(3
1)
STAC
9752
(34)
CP
U VR
M(4
0)
MIC
OM
PO
WER
(43)
LE
D B’
D(44
) B
LUET
OO
TH(2
8)
P1.5
VCP
U(8)
91
5GM
S(11
) IC
H6-M
(20)
P2.5
V91
5GM
S(11
) IC
H6-M
(20)
LC
D(23
) C
RT(2
4)
MIC
OM
(26)
DDR2
Ter
min
atio
n(16
) S
ODI
MM
(17)
P5V_
AUX
Ther
mist
or(9
) IC
H6-M
(20)
DD
R PO
WER
(39)
P5
V(42
)
P3.3
V_AU
XTh
erm
al M
orni
tor(9
) IC
H6-M
(19)
M
ICO
M(2
6)
LAN(
27)
MDC
(29)
M
ini-P
CI(3
0)
LB L
ED(3
6)P3
.3V(
42)
P2.
5V(4
2)
MIC
OM
PO
WER
(43)
915G
MS(
11)
DDR
2 O
N’BD
(14)
SO
DIM
M(1
7)
ICH6
-M(2
0)
P1.5
V(42
)
CLO
CK(6
) C
PU(7
) 9
15G
MS(
10)
ICH6
-M(1
8)
MIC
OM
(26)
P1.5
V_DM
I
0 1 0 0 0 1 1 11 1 1 1 0
0 01
W83
L786
NG5C
h01
01 1
10x
XHS
DPA
BLUE
TOO
TH
YONA
H-UL
V
3.3V
pow
er ra
il (of
f in
S4-S
5)P3
.3V_
LAN
P5V_
ALW
Out
put v
olta
ge o
f MAX
1999
. (if
VDC
is re
mov
ed, i
t will
be o
ff)(if
VDC
is re
mov
ed, i
t will
be o
ff)
YONA
H-UL
V
P2.5
V_LA
NP1
.2V_
LAN
Inte
rnal
Reg
ulat
or’s
Powe
r of L
AN C
ontro
ller
1.34
0 V
1.32
4 V
1.30
8 V
1.29
2 V
1.24
4 V
1.22
8 V
1.21
2 V
1.38
8 V
1.37
2 V
1.35
6 V
1.27
6 V
0 0 1 01
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
B
SAM
SUNG
PRO
PRIE
TARY
B
A
D
2
A
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
ELEC
TRO
NICS
13
1 1 1 1 1 10 0 0 1
0 1 0 011.
404
V
C
3
C
4
D
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RSBO
ARD
INFO
RMAT
ION In
tern
al R
egul
ator
’s Po
wer o
f LAN
Con
trolle
r
0 1 0 1 10 0 1 1 1
0 0 0 10
0
5.0V
swi
tche
d po
wer r
ail (
off i
n S3
-S5)
P5V
5.0V
swi
tche
d po
wer r
ail (
off i
n S3
-S5)
AUD_
P5V
Need
to b
e up
date
d!!
4
SA
MS
UN
G
12
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
1.5V
(Dire
ct M
edia
Inte
rface
Com
pens
atio
n)
0 00 0 0 - 0
VID5
1 1 1 11 1 1
0
INV_
VDC
DC p
ower
(Inv
erte
r)LC
D_VD
D3V
3.3V
(LCD
)VC
C_CR
T5.
0V (C
RT)
SD3_
VCC
3.3V
(3in
1 B’
D)CB
3_VC
C3.
3V (C
F ca
rd)
AVDD
5.0V
(ADI
1986
)AM
P_VD
D5.
0V (A
udio
AM
P)
3-IN
-1
PRTC
_BAT
10 1 0 1
1.19
6 V
1.18
0 V
1.16
4 V
1.00
4 V
1.14
8 V
1.08
4 V
1.06
8 V
1.05
2 V
1.03
6 V
0.98
8 V
0
MIC
OM
_P3V
DEEP
ER S
LEEP
MO
DERe
fer t
o pa
ge43
Pow
er R
ail
Dev
ices
(Pag
e N
umbe
r)
Powe
r Rai
lDe
scrip
tions
P0.9
V
CLO
CK(6
) T
herm
al s
enso
r(9)
SO
DIM
M(1
7)
ICH6
-M(1
9)
FWH(
22)
LCD
(23)
HD
D(25
)
Port
Num
ber
ASSI
GNE
D TO
3.3V
(can
dro
p to
2.0
V m
in. i
n G
3 st
ate)
sup
ply
for t
he R
TC w
ell.
Out
put v
olta
ge o
f MAX
1999
.
ICH6
-M (2
0)
CRT(
24)
MIC
OM
(26)
DM
B(28
) U
SB(2
9)
Min
i-PCI
(30)
R5
C841
(31)
STAC
9752
(34)
Au
dio
AMP(
35)
DDR
PO
WER
(39)
LE
D B’
D(44
)
E,F,
G
1 1 1 1 0
0 0 0 10 0 1 1 1 10
Prog
ram
able
ICH
6M
aste
rSM
BUS
Mas
ter
Cloc
k, U
nuse
d Cl
ock
Out
put D
isabl
eD2
hCK
-505
M (C
lock
Gen
erat
or)
1101
001
X-
A0h
SODI
MM
010
10 0
00X
Mas
ter
MIC
OM
Addr
ess
VID2
VID1
VID0
0 0 1 01 1 0 0 1 0 1 11
Hex
Bus
2 USB
PORT
Ass
ign
Port
Num
ber
ASSI
GNE
D TO
USB
PORT
US
B PO
RT0 1 2
Syst
em P
ower
Sta
tes
3
4 5
0
1 1 0 1 0 1 0 10 1 0 1 1
1.70
8 V
1.69
2 V
VID3
- 0
HIG
H FR
EQUE
NCY
MO
DE
LOW
FRE
QUE
NCY
MO
DE
YONA
H-UL
V
Prim
ary
DC s
yste
m p
ower
sup
ply
(9 to
19V
)
1.5V
swi
tche
d po
wer r
ail (
off i
n S3
-S5)
VDC
VCC_
CORE
P1.5
V
Core
vol
tage
for Y
ONA
H-UL
V CP
U (0
.74~
1.30
V)
3.3V
pow
er ra
il (of
f in
S4-S
5)
3.3V
swi
tche
d po
wer r
ail (
off i
n S3
-S5)
GM
CH/D
DR II
Pow
er S
ourc
e(of
f in
S4-S
5)P3
.3V_
AUX
1
0 1 1 1 1 1 10 0 0 1
0 0 0 00
1 1 1 11 1 1 1 1 1 1 11 1 1
0
0 0 1 0 1 10 0 1 1 1
0 0 0 1
0
0 00 0 0 0 0 0 0 00 0 0 - 0
1
SCHE
MAT
IC A
NNO
TATI
ONS
AND
BO
ARD
INFO
RMAT
ION
PCI D
evice
s
CPU
Core
Vol
tage
Tab
le
Volta
ge R
ails
VID4
Volta
geVI
D3VI
D2VI
D1VI
D0
0 0 1 01 1
0 01 1 0 1 0 1 0 10 1 0 1
0.94
0 V
0
0 1 0 0 0 1 1 11 1 1 0
0 0 0 1
10 0 1 1 1 1 1 10 0 0 1
1 1
1
0 0 0 0 0 0 0 00 0 0 - 0
0 1 0
1 0 0 1 0 1 10 0 1 1 1
0 0 0
1
1.67
6 V
1.51
6 V
1.66
0 V
1.59
6 V
1.58
0 V
1.56
4 V
1.54
8 V
1.50
0 V
1.48
4 V
1.46
8 V
1.64
4 V
1.62
8 V
1.61
2 V
1.53
2 V
VID4
Volta
ge
0 1 0 1 0 10 1 0 1 1
1.45
2 V
1.43
6 V
1.42
0 V
1.26
0 V
1
0 0 1 1 1
0 0 0 10 1 0 0 0 1 1
0 0 0 1 1 11 1 1 0
0 0 0 10
1
1 10 0 0 1
0 1 0 01 1 0 1 0 1
1 1 1 11 1 1 1 1
0 0 1 01 1
0.97
2 V
0.95
6 V
1.13
2 V
1.11
6 V
1.10
0 V
1.02
0 V
VID5
0 0 0 00 0 0 0 0
8-4
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
4 of
55
MD
C
MD
C
ON
BT
LAN
KB
C3_
PW
RO
N
LAN
CA
LIS
TOG
A
S5-
S4
SA
MS
UN
G
AU
X D
ISP
LAY
S3
(CH
P3_
SLP
S3*
)
LED
s
VC
CP
3_P
WR
GD
VD
C
P1.
5V
ON
KB
C3_
SU
SP
WR
P3.
3V
P1.
8V_L
AN
ON
US
BH
DD
C
PE
G
LCD
PC
MC
IAFAN
CIR
CU
IT
Ther
mal
Sen
sor
CA
LIS
TOG
AS
OD
IMM
(DD
R II
I)
CR
ES
TLIN
E
ICH
7-M
PE
G
ON
P5.
0V_A
LW
P12
.0V
_ALW
ON
M_P
CI
POW
ER D
IAG
RAM
CR
T
+V*A
(LW
S)
3
S0
+0.9
V
P1.
05V
ICH
7-M
P3.
3V_A
UX
ON
P5V
_AU
XP
5.0V
P0.
9V
AC
Ada
pter
CR
ES
TLIN
E
CR
ES
TLIN
E
CP
U_C
OR
E
4
MIC
OM
DIA
MO
ND
VIL
LE
ICH
8-M
M_P
CI
P1.
2V_L
AN
P3.
3V_M
ICO
M
MIC
OM
ON
P2.
5V
SAM
SUNG
PRO
PRIE
TARY
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
P2.
5V_L
AN
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
ICH
7-M
ON
ON
S3
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
MD
C
4
S4
S5
ICH
7-M
1
Bat
tery
DC
+1.8
V_A
UX
+V*A
UX
+V
DIA
MO
ND
VIL
LE
Sta
te
Rai
l
(CH
P3_
S4_
STA
TE*)
+V*
(CO
RE
)
Pow
er O
n/O
ff Ta
ble
by S
-sta
te
DD
R II
-Ter
min
atio
n
B
P1.
8V_A
UX
A
ELEC
TRO
NICS
LAN
DD
S0
ON
3
SP
I
C
2
A
2
SO
DIM
M
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
B
ON
1
ON
ICH
8-M
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RS
MIC
OM
Rev
0.1
+V*L
AN
8-5
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
5 of
55
3.3V
_AU
X
0.6
A (T
BD
)LA
N
1.05
V (V
CC
P)
3.3V
3.3V
_AU
X
DD
R-2
1.5
A (T
BD
)M
ini C
ard
X 2
1.5
A (T
BD
)5V
GM
CH
5V
0.2
A (T
BD
)
MIC
OM
3V
KB
C
0.01
A (T
BD
)K
BD
LE
D
SA
TA H
DD
0.16
A (T
BD
)
0.12
5 A
(TB
D)
3.3V
CLO
CK
3.79
A (T
BD
)
19V
(VD
C IN
V)
0.67
A (T
BD
)
1.25
V3.
3V
1.05
V (
TBD
A )
1.5V
( TB
D A
)
2.4A
(T
BD
)0.
374
A (T
BD
)
1.5V
MIC
OM
3V
PW
R L
ED
1.05
V
Ther
mal
3.3V
5V 5V_A
UX
Val
ue b
y D
atas
heet
/App
licat
ion
note
s(V
alue
by
mea
sure
men
t)
Dia
mon
dvill
e4.
5 A
(TB
D)
1.05
VIT
P
7.7
A (T
BD
)
Cal
isto
ga
220V
( 35
W )
1 A
(TB
D)
1.8V
_AU
X
( ~ 5
.0 W
)
LAN
(88E
8057
)
0.00
6 A
(TB
D)
0.01
5 A
(TB
D)
RTC_BatteryVGA CORE (TBD A)
2.43
A (T
BD
)0.
33 A
(TB
D)
P3.
3V_A
UX
P1.
2V_L
AN
ICH
7-M
4.48
A (T
BD
)
HD
Aud
io0.
07 A
(TB
D)
3.3V
SD
Car
d
2 A
(TB
D)
US
B (x
3)
0.20
9 A
(TB
D)
0.00
1 A
(TB
D)
C
1.05
V (V
CC
P)
1.05
V (M
CH
CO
RE
)
0.00
1 A
(TB
D)
41 A
(TB
D)
AB
0.13
A (T
BD
)
CP
U C
OR
E
SAM
SUNG
PRO
PRIE
TARY
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
1.5V
3.3V
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RSEX
CEPT
AS
AUTH
ORIZ
ED B
Y SA
MSUN
G.
0.9V
RTC
_Bat
tery
2 2SP
I3.
3V
0.9V
( TB
D A
)
MIC
OM
3V
( TB
D A
)
1.5V
3.1
A (T
BD
)
5.0V
( TB
D A
)
3.3V_AUX ( TBD A )
0.1
A (T
BD
)3.
3V_A
UX
Sen
sor
5V
1
0.5
A (T
BD
)0.
75A
(TB
D)
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
1.5V
0.08
A (T
BD
)
Rev.
0.6
(060
920)
0.22
A (T
BD
)5V
ELEC
TRO
NICS
FAN
5V
CP
U C
OR
E (
TBD
A )
1.25
V (
TBD
A )
Aud
io A
MP
0.06
A (T
BD
)
44
1.8V
_AU
X
1.13
A (T
BD
)
A
3
5V
0.25
A (T
BD
)
Ada
pter
Bat
tery
0.2
A (T
BD
)To
uch
Pad
(8 -
8.5
W )
( ~ 2
.0 W
)
3.3V
5V
POW
ER R
AILS
ANA
LYSI
S
3.3V
0.1
A (T
BD
)
PEX IO (TBD A)VDC INV ( TBD A )
0.08
A (T
BD
)
0.5
A (T
BD
)
P1.
8V/2
.5V
_LA
N
0.08
A (T
BD
)
3
3.3V
Key
Boa
rd
D
3.3V
( TB
D A
)
1.8V
_AU
X (
TBD
A )
D
C
3.3V
_AU
X
0.75
A (T
BD
)
B
3.3V
(LC
D 3
V)
LCD
SA
MS
UN
G
3.3V
0.1
A (T
BD
)
1
5.0V_AUX ( TBD A )
1.8V
( TB
D A
)
0.29
A (T
BD
)0.
15 A
(TB
D)
8-6
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
6 of
55
8-2)
P1.
8V_A
UX
5-1)
P5V
_AU
X
12-1
) CH
P3_
SLP
S5*
/S3*
14-2
) P3.
3V
15-2
) VC
CP
16-0
) VC
CP
_PW
RG
D
22-0
) PLT
3_R
ST*
17-1
) VC
C_C
OR
E
PAG
E 44
21-0
) CP
U1_
PW
RG
DC
PU
2-1)
P5_
ALW
S/W
14-1
) P3.
3V
Dev
ices
P1.5
V_AU
X &
VCCP
Mem
ory
4-0)
KB
C3_
SU
SP
WR
CH
IP
TPS
5112
0
2-0)
VD
C
P5V_
AUX
& P3
V_AU
X
11.1
V
SC
486
ICH
7-M
PAG
E 40
KB
C
4-2)
P1.
8V_P
2.5V
_LA
N
RTC
4-3)
P1.
2V_L
AN
Bat
tery
CP
U
CP
U
13-1
) ME
M_V
RE
F
GM
CH
MIC
5219
VR
M
15-1
) P2.
5V
1-1)
CH
P3_
RTC
RS
T4-
2) P
3.3_
AU
X
3-0) KBC3_CHKPWRSW*
Mon
itor
8-1)
P3.
3V_A
UX
4-0)
KB
C3_
SU
SP
WR
12-0
) KB
C3_
PW
RB
TN*
24-0
) A20
M#/
IGN
NE
#/IN
TR/N
MI
14-0
) KB
C3_
PW
RO
N
4-1)
P3.
3V_A
UX
13-1
) P0.
9V
5-1)
P3.
3V_A
UX
8-3)
P1.
5V
14-3
) P0.
9V
24-0
) A20
M#/
IGN
NE
#/IN
TR/N
MI
15-2
) VC
CP
23-0) CPU1_CPURST*
8-3)
P1.
8V_A
UX
26-0
) CP
U B
IST
15-1
) P2.
5V
PO
WE
R
14-2
) P1.
5V
MIN
I PC
IE
14-2
) P1.
5V
DD
R2
19-0
) VR
M3_
CP
U_P
WR
GD
CLO
CK
25-0
) IN
IT#
(1)
AU
DIO
VD
C
PAG
E 44
TPS
5112
0
2-1)
MIC
OM
_P3V
1-0)
PR
TC_B
AT
PAG
E 18
PAG
E 39
PAG
E 43
P5V_
AUX
& P3
V_AU
X
GIG
ABIT
TRA
NSFO
RMER
SC
415
15-0
) KB
C3_
VR
ON
PAG
E 41
19-0
) VR
M3_
CP
U_P
WR
GD
(2)
14-1
)P5V
PAG
E 40
14-0
) KB
C3_
PW
RO
N
PAG
E 44
LAN
_RE
SE
T* DDR2
PO
WER
20-0
) KB
C3_
CP
UP
WR
GD
_D
88E
8057
23-0
) KB
C3_
CP
UR
ST*
BC
P69
-16
SI3
433
LFE
9261
16-0
) VC
CP
_PW
RG
D
5-1)
P3.
3V_A
UX
AM
P
6-1)
P5V
_AU
X14
-2) P
3.3V
15-0
) KB
C3_
PW
RO
N
14-1
)P5V
15-0
) KB
C3_
PW
RO
N
15-1
) P2.
5V
Ther
mal
22-0
) PLT
3_R
ST*
18-0
) CLK
3_P
WR
GD
*
ELEC
TRO
NICS
Bat
tery
Mod
e
4-1)
P3.
3V_L
AN
22-0
) PLT
3_R
ST#
8-2)
P1.
8V_A
UX
C
14-3
) P0.
9V
3
23-0
) PLT
3_R
ST*
4
15-2
) VC
CP
D
14-2
) P1.
5V
B
21-0
) CP
U1_
PW
RG
DC
PU
18-0
) CLK
3_P
WR
GD
*EX
CEPT
AS
AUTH
ORIZ
ED B
Y SA
MSUN
G.
25-0
) IN
IT#
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
PAG
E 44
PAG
E 27
PAG
E 28
PAG
E 29
4
PAG
E 9
DPA
GE
6
B
PAG
E 26
SC
454
19-0
) VR
M3_
CP
U_P
WR
GD
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RS
15-2
) 1.5
V_P
WR
GD
SAM
SUNG
PRO
PRIE
TARY
13-1
) ME
M_V
RE
F
1
VR
MP
WR
GD
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
RC
IN*
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
+3m
s
1
SI3
433
2
15-0
) KB
C3_
VR
ON
2
HD
D
3
14-2
) P5.
0V
POW
ER S
EQUE
NCE
BLO
CK D
IAG
RAM
5-0)
AU
X5_
PW
RG
D
14-2
) P1.
5V
AA
SA
MS
UN
G
C
8-7
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
7 of
55
C
B
ELEC
TRO
NICS
D A
C
MIN
I PCI
E(W
LAN)
100
MHz
100
MHz
AU63
71
SA
MS
UN
G
RTC
Cloc
k
2
D
12 M
Hz
3
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
A
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
3
B
2
CLO
CK D
ISTR
IBUT
ION
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RSEX
CEPT
AS
AUTH
ORIZ
ED B
Y SA
MSUN
G.
441
SAM
SUNG
PRO
PRIE
TARY
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
CK-505M
CLK0
_HCL
K1#
CLK0
_HCL
K0#
133
MHz
1
CLK1
_DRE
FCLK
#96
MHz
CLK1
_PCI
EICH
CLK1
_DRE
FCLK
133
MHz
CLK3
_ICH
1432
.786
KHz
CLK1
_PCI
EICH
#
32.7
68KH
z
1205-002574
Page 6
RTC
Cloc
k
SMB3
_CLK
CLK3
_SM
BCLK CL
K1_P
CIEL
OM
CLK1
_DRE
FSSC
LK#
100
MHz
100
MHz
CLK3
_USB
48
CLK1
_PCI
ELO
M#
CLK1
_SAT
A10
0 M
Hz
MIN
I PCI
E(H
SDPA
)
CLK1
_SAT
A#
CLK1
_MIN
IPCI
E#CL
K1_M
INIP
CIE
CLK1
_MIN
3PCI
E#
CLK1
_MCH
3GPL
L
33 M
HzCL
K3_P
CLKI
CH14
.318
MHz
CLK1
_MIN
3PCI
E
CLK3
_PCL
KCB
33 M
HzCL
K3_P
CLKM
ICO
M
33 M
Hz
CLK3
_PCL
KMIN
533
MHz
CLK1
_MCL
K0/0
#
33 M
Hz
12.2
88 M
HzHD
A3_A
UD_B
CLK
KBC5
_TCL
K
CLK1
_MCL
K1/1
#
GM
CH
ICH
CARD
BUS
CPU
KBC
MIN
IPCI
TOUC
HPA
D
CONT
ROLL
ER
88E8
057
SODI
MM
CLOCK GENERATOR
AUDI
O C
ODE
C
KBC3
_SM
CLK
BATT
ERY
IDTCV179BNLG
CLK1
_MCH
3GPL
L#
133
MHz
CLK0
_HCL
K0
133
MHz
CLK0
_HCL
K1
CLK1
_DRE
FSSC
LK13
3 M
Hz
8-8
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
8 of
55
SAM
SUNG
PRO
PRIE
TARY
D
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RSEX
CEPT
AS
AUTH
ORIZ
ED B
Y SA
MSUN
G.
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
1
SA
MS
UN
G
2
ELEC
TRO
NICS
31
2
B
34
AB
A
C
D C
4
SMB3
_CLK
_S
SMB3_DATA_S
VRM
3_CP
U_PW
RGD
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
CLK3
_DBG
LPC
CLK3
_FM
48CL
K3_I
CH14
CLK3
_PCL
KICH
CLK3
_PCL
KMIC
OM
CLK3_USB48
CPU1
_BSE
L0CP
U1_B
SEL1
CPU1
_BSE
L2EX
P3_C
LKRE
Q#
LOM
3_CL
KREQ
#
MCH
1_BS
EL0
MCH
1_BS
EL1
MCH
1_BS
EL2
MCH
3_CL
KREQ
#M
IN3_
CLKR
EQ#
CLK1
_DRE
FCLK
CLK1
_DRE
FCLK
#CL
K1_D
REFS
SCLK
CLK1
_DRE
FSSC
LK#
CLK1
_MCH
3GPL
LCL
K1_M
CH3G
PLL#
CLK1
_MIN
I3PC
IECL
K1_M
INI3
PCIE
#CL
K1_M
INIP
CIE
CLK1
_MIN
IPCI
E#CL
K1_P
CIEI
CHCL
K1_P
CIEI
CH#
CLK1
_PCI
ELO
MCL
K1_P
CIEL
OM
#CL
K1_S
ATA
CLK1
_SAT
A#
CRT5_DDCCLKCRT5_DDCDATA
CRT5_HSYNCCRT5_VSYNC
CK_C
lock
_505
M_I
nt
CHP3
_CPU
STP#
CHP3
_PCI
STP#
CHP3
_SAT
ACLK
REQ
#
CLK0
_HCL
K0CL
K0_H
CLK0
#CL
K0_H
CLK1
CLK0
_HCL
K1#
CLK1_BSEL0CLK1_BSEL1CLK1_BSEL2
LPC3
_LFR
AME#
PCI3_CLKRUN#
PEX3
_WAK
E#PL
T3_R
ST#
THM
3_ST
P#VR
M3_
CPU_
PWRG
D
Gra
phics
_IF_
CRT
CRT3
_BLU
ECR
T3_D
DCCL
K
CRT3_DDCDATA
CRT3
_GRE
ENCR
T3_H
SYNC
CRT3
_RED
CRT3
_VSY
NC
KBC3_SMDATA#
KBC3
_SPK
MUT
E
KBC3
_SUS
PWR
KBC3
_THE
RM_S
MCL
K
KBC3_THERM_SMDATAKBC3_TX KB
C3_U
SBPW
RON#
KBC3
_VRO
NKB
C3_W
AKES
CI#
KBC5
_KSI
(0:7
)
KBC5
_KSO
(0:7
)KB
C5_K
SO(8
:15)
KBC5_TCLKKBC5_TDATA LI
D3_S
WIT
CH#
LPC3_LAD(0:3)
KBC3
_LED
_CHA
RGE#
KBC3
_LED
_PO
WER
#
KBC3_MD
KBC3
_NUM
LED#
KBC3
_PRE
CHG
KBC3
_PW
RBTN
#KB
C3_P
WRG
DKB
C3_P
WRO
N
KBC3
_PW
RSW
#
KBC3
_RFO
FF#
KBC3
_RSM
RST#
KBC3_RST#
KBC3
_RUN
SCI#
KBC3
_RX
KBC3
_SCL
ED#
KBC3_SMCLK#
CHP3
_SER
IRQ
CHP3
_SLP
S3#
CHP3
_SLP
S4#
CHP3
_SLP
S5#
CHP3
_SUS
STAT
#CL
K3_P
CLKM
ICO
M
KBC3
_A20
GKB
C3_B
KLTO
N
KBC3_BLCKPWRSW#
KBC3
_CAP
SLED
#KB
C3_C
HG20
00KB
C3_C
HGEN
KBC3_CHKPWRSW#
KBC3
_CPU
RST#
KBC3
_EXT
SMI#
KBC3
_LED
_ACI
N#
Ther
mal
_Sen
sor_
SMSC
_Em
c210
2
CPU1
_THR
MTR
IP#
CPU2_THERMDACPU2_THERMDC
CPU3_THRMTRIP#FAN3_FDBACK#
FAN5_VDD
KBC3
_PW
RGD
KBC3_THERM_SMCLKKBC3_THERM_SMDATA
THM
3_AL
ERT#
THM
3_ST
P#
MIC
OM
_Ren
esas
2110
_100
p
ADT3
_SEL
#BA
T3_D
ETEC
T#
CLK3
_FM
48MCD3_SDCD#MCD3_SDCLK
MCD3_SDCMDMCD3_SDDAT0MCD3_SDDAT1MCD3_SDDAT2MCD3_SDDAT3
MCD3_SDWP
PLT3
_RST
#
USB3_P1+USB3_P1-
CLK3
_FM
48CL
K3_I
CH14
CLK3
_PCL
KICH
CLK3
_PCL
KMIC
OM
CLK3_USB48
CPU1
_BSE
L0CP
U1_B
SEL1
CPU1
_BSE
L2EX
P3_C
LKRE
Q#
LOM
3_CL
KREQ
#
MCH
1_BS
EL0
MCH
1_BS
EL1
MCH
1_BS
EL2
MCH
3_CL
KREQ
#M
IN3_
CLKR
EQ#
SMB3
_CLK
_S
SMB3_DATA_S
VRM
3_CP
U_PW
RGD
SATA
_IF_
Conn
SAT1
_RXN
0SA
T1_R
XP0
SAT1
_TXN
0SA
T1_T
XP0
Mul
ti_M
V_Au
6371
PLT3
_RST
#TH
M3_
STP#
VRM
3_CP
U_PW
RGD
CHP3
_CPU
STP#
CHP3
_PCI
STP#
CHP3
_SAT
ACLK
REQ
#
CLK0
_HCL
K0CL
K0_H
CLK0
#CL
K0_H
CLK1
CLK0
_HCL
K1#
CLK1_BSEL0CLK1_BSEL1CLK1_BSEL2
CLK1
_DRE
FCLK
CLK1
_DRE
FCLK
#CL
K1_D
REFS
SCLK
CLK1
_DRE
FSSC
LK#
CLK1
_MCH
3GPL
LCL
K1_M
CH3G
PLL#
CLK1
_MIN
I3PC
IECL
K1_M
INI3
PCIE
#CL
K1_M
INIP
CIE
CLK1
_MIN
IPCI
E#CL
K1_P
CIEI
CHCL
K1_P
CIEI
CH#
CLK1
_PCI
ELO
MCL
K1_P
CIEL
OM
#CL
K1_S
ATA
CLK1
_SAT
A#CL
K3_D
BGLP
C
KBC3
_PW
RGD
KBC3
_PW
RON
KBC3
_PW
RSW
#
KBC3
_RFO
FF#
KBC3
_RSM
RST#
KBC3_RST#
KBC3
_RUN
SCI#
KBC3
_RX
KBC3
_SCL
ED#
KBC3_SMCLK#KBC3_SMDATA#
KBC3
_SPK
MUT
E
KBC3
_SUS
PWR
KBC3
_THE
RM_S
MCL
K
KBC3_THERM_SMDATAKBC3_TX
KBC3
_USB
PWRO
N#KB
C3_V
RON
KBC3
_WAK
ESCI
#
KBC5
_KSI
(0:7
)
KBC5
_KSO
(0:7
)KB
C5_K
SO(8
:15)
KBC5_TCLKKBC5_TDATA
LID3
_SW
ITCH
#
LPC3_LAD(0:3)
LPC3
_LFR
AME#
PCI3_CLKRUN#
PEX3
_WAK
E#
FAN3_FDBACK#FAN5_VDD
KBC3
_PW
RGD
KBC3_THERM_SMCLKKBC3_THERM_SMDATA
THM
3_AL
ERT#
THM
3_ST
P#
ADT3
_SEL
#BA
T3_D
ETEC
T#CH
P3_S
ERIR
Q
CHP3
_SLP
S3#
CHP3
_SLP
S4#
CHP3
_SLP
S5#
CHP3
_SUS
STAT
#CL
K3_P
CLKM
ICO
M
KBC3
_A20
GKB
C3_B
KLTO
N
KBC3_BLCKPWRSW#
KBC3
_CAP
SLED
#KB
C3_C
HG20
00KB
C3_C
HGEN
KBC3_CHKPWRSW#
KBC3
_CPU
RST#
KBC3
_EXT
SMI#
KBC3
_LED
_ACI
N#KB
C3_L
ED_C
HARG
E#KB
C3_L
ED_P
OW
ER#
KBC3_MD
KBC3
_NUM
LED#
KBC3
_PRE
CHG
KBC3
_PW
RBTN
#
CRT3
_BLU
ECR
T3_D
DCCL
KCRT3
_DDC
DATA
CRT3
_GRE
ENCR
T3_H
SYNC
CRT3
_RED
CRT3
_VSY
NC
CRT5
_DDC
CLK
CRT5
_DDC
DATA
CRT5
_HSY
NCCR
T5_V
SYNC
CLK3
_FM
48
MCD3_SDCD#MCD3_SDCLKMCD3_SDCMDMCD3_SDDAT0MCD3_SDDAT1MCD3_SDDAT2MCD3_SDDAT3MCD3_SDWP
PLT3
_RST
#
USB3_P1+USB3_P1-
SAT1
_RXN
0SA
T1_R
XP0
SAT1
_TXN
0SA
T1_T
XP0
CPU1
_THR
MTR
IP#
CPU2_THERMDACPU2_THERMDCCPU3_THRMTRIP#
8-9
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
9 of
55
IXO
C
SAM
SUNG
PRO
PRIE
TARY
4
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
C
3
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
B
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
2
SA
MS
UN
G
1
D
A
1
B
3
D
A
ELEC
TRO
NICS
2
4
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RS
SIM
3_C7
DATA
SMB3_CLKSMB3_DATA
USB3_P2+USB3_P2-
WLO
N_LE
D#
Min
i_PC
IE_C
onn
CLK1
_MIN
IPCI
ECL
K1_M
INIP
CIE#
KBC3
_RFO
FF#
MIN
3_CL
KREQ
#PE
X1_M
INIR
XN1
PEX1
_MIN
IRXP
1PE
X1_M
INIT
XN1
PEX1
_MIN
ITXP
1PL
T3_R
ST#
SIM
3_C1
VCC
SIM
3_C2
RST
SIM
3_C3
CLK
SIM
3_C4
DET
SIM
3_C6
VPP
KBC3
_RFO
FF#
PEX1
_MIN
RXN2
PEX1
_MIN
RXP2
PEX1
_MIN
TXN2
PEX1
_MIN
TXP2
PLT3
_RST
#SIM3_C1VCCSIM3_C2RSTSIM3_C3CLK
SIM
3_C4
DET
SIM3_C6VPPSIM3_C7DATA
SMB3_CLKSMB3_DATA
USB3_P6+USB3_P6-
1CL
K3_D
BGLP
C
2LP
C3_L
AD(0
)3
LPC3
_LAD
(1)
4LP
C3_L
AD(2
)5
LPC3
_LAD
(3)
6LP
C3_L
FRAM
E#
7PL
T3_R
ST#
PCIE
_HSD
PA
CLK1
_MIN
I3PC
IECL
K1_M
INI3
PCIE
#EX
P3_C
LKRE
Q#
MEM1_ADQS#(7:0)MEM1_ADQS(7:0)
MEM
1_AM
A(13
:0)
MEM1_ARAS#MEM1_AWE#MEM1_CKE0MEM1_CKE1MEM1_CS0#MEM1_CS1#MEM1_ODT0MEM1_ODT1
MEM
1_VR
EFSM
B3_C
LK_S
SMB3_DATA_S
Oth
er_D
ebug
_80
SPI3
_CS0
#
SPI3
_MIS
O
SPI3
_MO
SI
SODI
MM
_DDR
2
CLK1
_MCL
K0CL
K1_M
CLK0
#CL
K1_M
CLK1
CLK1
_MCL
K1#
MCH
3_EX
TTS0
#
MEM1_ABS0MEM1_ABS1MEM1_ABS2
MEM1_ACAS#MEM1_ADM(7:0)
MEM1_ADQ(63:0)
CHP3
_USB
PWRO
N#KB
C3_U
SBPW
RON#
USB3
_P0+
USB3
_P0-
USB3
_P4+
USB3
_P4-
USB3
_P5+
USB3
_P5-USB3_PWRON#
SPI_
BIO
S_RO
M_1
6Mbi
t
CHP3
_BIO
SWP#
SPI3
_CLK
KBC5
_TDA
TA3
T_L_
BUTT
ON#
4T_
R_BU
TTO
N#
MIO
_Swi
tchKB
C3_P
WRS
W#
LID_
Switc
h
1LI
D3_S
WIT
CH#
KBD_
IF_C
onn
KBC5
_KSI
(0:7
)1
KBC5
_KSO
(0:1
5)2
USB_
IF_C
onn
KBC3
_LED
_CHA
RGE#
KBC3
_LED
_PO
WER
#KB
C3_N
UMLE
D#KB
C3_S
CLED
#W
LON_
LED#
USB_
IF_D
evice
s
USB3_P3+USB3_P3-USB3_P7+USB3_P7-
Touc
hpad
_IF_
Conn1
KBC5
_TCL
K2
PLT3
_RST
#
SIM
3_C1
VCC
SIM
3_C2
RST
SIM
3_C3
CLK
SIM
3_C4
DET
SIM
3_C6
VPP
SIM
3_C7
DATA
SMB3_CLKSMB3_DATAUSB3_P2+USB3_P2-
WLO
N_LE
D#
LED_
Switc
h
CHP3
_SAT
ALED
#KB
C3_C
APSL
ED#
KBC3
_LED
_ACI
N#
MEM1_AWE#MEM1_CKE0MEM1_CKE1MEM1_CS0#MEM1_CS1#MEM1_ODT0MEM1_ODT1
MEM
1_VR
EFSM
B3_C
LK_S
SMB3_DATA_S
CLK1
_MIN
IPCI
ECL
K1_M
INIP
CIE#
KBC3
_RFO
FF#
MIN
3_CL
KREQ
#PE
X1_M
INIR
XN1
PEX1
_MIN
IRXP
1PE
X1_M
INIT
XN1
PEX1
_MIN
ITXP
1
SIM
3_C4
DET
SIM3_C6VPPSIM3_C7DATASMB3_CLKSMB3_DATAUSB3_P6+USB3_P6-
CLK1
_MCL
K0CL
K1_M
CLK0
#CL
K1_M
CLK1
CLK1
_MCL
K1#
MCH
3_EX
TTS0
#
MEM1_ABS0MEM1_ABS1MEM1_ABS2MEM1_ACAS#MEM1_ADM(7:0)MEM1_ADQ(63:0)MEM1_ADQS#(7:0)MEM1_ADQS(7:0)
MEM
1_AM
A(13
:0)
MEM1_ARAS#
USB3
_P5-
USB3_PWRON#
USB3_P3+USB3_P3-USB3_P7+USB3_P7-
KBC3
_PW
RSW
#
CLK1
_MIN
I3PC
IECL
K1_M
INI3
PCIE
#EX
P3_C
LKRE
Q#
KBC3
_RFO
FF#
PEX1
_MIN
RXN2
PEX1
_MIN
RXP2
PEX1
_MIN
TXN2
PEX1
_MIN
TXP2
PLT3
_RST
#
SIM3_C1VCCSIM3_C2RSTSIM3_C3CLK
KBC3
_NUM
LED#
KBC3
_SCL
ED#
WLO
N_LE
D#
LID3
_SW
ITCH
#
KBC5
_TCL
KKB
C5_T
DATA
T_L_
BUTT
ON#
T_R_
BUTT
ON#
SPI3
_MIS
O
CHP3
_USB
PWRO
N#KB
C3_U
SBPW
RON#
USB3
_P0+
USB3
_P0-
USB3
_P4+
USB3
_P4-
USB3
_P5+
KBC5
_KSI
(0:7
)KB
C5_K
SO(0
:15)
CHP3
_BIO
SWP#
SPI3
_CLK
SPI3
_CS0
#SP
I3_M
OSI
CLK3
_DBG
LPC
LPC3
_LAD
(0)
LPC3
_LAD
(1)
LPC3
_LAD
(2)
LPC3
_LAD
(3)
LPC3
_LFR
AME#
PLT3
_RST
#
CHP3
_SAT
ALED
#KB
C3_C
APSL
ED#
KBC3
_LED
_ACI
N#KB
C3_L
ED_C
HARG
E#KB
C3_L
ED_P
OW
ER#
8-10
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
10 o
f 55
DD
4 4
3 3
2 2
1 1
SAM
SUNG
PRO
PRIE
TARY
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.DO
NOT
DIS
CLOS
E TO
OR
DUPL
ICAT
E FO
R OT
HERS
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
SA
MS
UN
GEL
ECTR
ONI
CS
AA
BB
CC
KBC3
_PW
RON
KBC3
_VRO
NVC
CP3_
PWRG
D
KBC3
_CHG
2000
KBC3
_CHG
ENKB
C3_P
RECH
G
KBC3_SMCLK#KBC3_SMDATA#
PWR_
MV_
3V_5
V
AUX5
_PW
RGD
KBC3
_SUS
PWR
PWR_
Mem
ory
AUX5
_PW
RGD
CHP3
_SLP
S4#
KBC3
_PW
RON
MEM
1_VR
EF
PWR_
MV_
Cant
iga_
Int
AUX5
_PW
RGD
KBC3
_SUS
PWR
KBC3_SMDATA#KBC3_SMCLK#
KBC3
_PRE
CHG
KBC3
_CHG
ENKB
C3_C
HG20
00
BAT3_SMDATA#BAT3_SMCLK#
BAT3
_DET
ECT#
ADT3_SEL#
CHP3
_SLP
S4#
MEM
1_VR
EF
KBC3
_PW
RON
AUX5
_PW
RGD
VCCP
3_PW
RGD
KBC3
_VRO
NKB
C3_P
WRO
N
PWR_
MV_
Char
ger_
Isl6
256a
ADT3_SEL#
BAT3
_DET
ECT#
BAT3_SMCLK#BAT3_SMDATA#
8-11
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
11 o
f 55
HCLK
1 / 4
ADDR GROUP0 ADDR GROUP1
NC
CONTROL XDP/ITP SIGNALS THERM
2 / 4
DATA GRP0 DATA GRP1
DATA GRP2 DATA GRP3
MIS
C
D
4
of th
e Fi
rst E
XTBG
REF
with
Z0=
55
ohm
trac
e
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RS
Min
imize
cou
plin
g of
any
swi
tchi
ng s
igna
ls to
this
net
USE
PRO
CHO
T*
trace
sho
rter t
han
0.5"
to th
eir
ELEC
TRO
NICS
D
B
3
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
SA
MS
UN
G
1
2
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RS
B
1
DIAM
OND
VILL
E (N
270)
C
1
COM
P0/2
: St
riplin
e=14
mils
/ M
icros
trip=
18m
ilsCO
MP1
/3 :
Strip
line=
4mils
/ M
icros
trip=
5mils
of th
e Fi
rst G
TLRE
F0 w
ith Z
0= 5
5 oh
m tr
ace
4
D
B
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
resp
ectiv
e Ba
nias
soc
ket p
ins.
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
A
2
56oh
m --
> 68
ohm
C
A
COM
P0/2
(CO
MP1
/3) s
houl
d be
GTL
REF
: Kee
p th
e Vo
ltage
divi
der w
ithin
0.5
"
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
B
4
C
GTL
REF
: Kee
p th
e Vo
ltage
divi
der w
ithin
0.5
"
32
Min
imize
cou
plin
g of
any
swi
tchi
ng s
igna
ls to
this
net
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
of th
e Fi
rst C
MRE
F wi
th Z
0= 5
5 oh
m tr
ace
GTL
REF
: Kee
p th
e Vo
ltage
divi
der w
ithin
0.5
"
conn
ecte
d wi
th Z
o=27
.4oh
m(5
5ohm
)
Min
imize
cou
plin
g of
any
swi
tchi
ng s
igna
ls to
this
net
3
A
3
D
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
SAM
SUNG
PRO
PRIE
TARY
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
A
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
4SA
MSU
NG P
ROPR
IETA
RY1
C
2
54.9
R75
1%
11
51
30
45
SMI#
R16
STPC
LK#
M17
TCK
N16
TDI
M16
TDO
H17
THER
MTR
IP#
E4TH
RMDA
E5TH
RMDC
L17
TMS
W19
TRDY
#
K16
TRST
#
REQ
1#G
19RE
Q2#
P20
REQ
3#R1
9RE
Q4#
D15
RESE
T#W
18RS
0#Y1
7RS
1#U2
0RS
2#
A3RS
VD1
C1RS
VD2
C21
RSVD
3
U17
G6
NC2
H6NC
3K4
NC4
K5NC
5M
15NC
6L1
6NC
7
K18
PRDY
#J1
6PR
EQ#
G17
PRO
CHO
T#
N21
REQ
0#J2
1
DRDY
#
T16
FERR
#
AA17
HIT#
V20
HITM
#
F16
IERR
#
J4IG
NNE#
V16
INIT
#
T15
LINT
0R1
5LI
NT1
W20
LOCK
#
D6NC
1
BCLK
1
Y19
BNR#
K17
BPM
0#J1
8BP
M1#
H15
BPM
2#J1
5BP
M3#
U21
BPRI
#
T20
BR0#
V15
BR1#
Y18
DBSY
#
T21
DEFE
R#T1
9
R20
A6#
J19
A7#
N19
A8#
G20
A9#
V19
ADS#
K20
ADST
B0#
B19
ADST
B1#
D17
AP#0
M18
AP#1
V11
BCLK
0V1
2
A28#
B16
A29#
P21
A3#
B17
A30#
C16
A31#
A17
A32#
B14
A33#
B15
A34#
A14
A35#
H20
A4#
N20
A5#
A18#
E21
A19#
A16
A20#
U18
A20M
#
D19
A21#
C14
A22#
C18
A23#
C20
A24#
E20
A25#
D20
A26#
B18
A27#
C15
M19
A10#
H21
A11#
L20
A12#
M20
A13#
K19
A14#
J20
A15#
L21
A16#
C19
A17#
F19
7
14
U503
-1N2
70
0902
-002
366
22 24
1%
53
1KR8
8
1KR74
5649 52
23
4
2518
34
130
56.2
R79 1%
54.9
R77
1%
316
5
54.9
R81
1%
7
624337
19
59
9 15
26
41
1%1KR557
10V
100n
FC5
52
46
17P1
.05V
C75
100n
F10
V
27.4
1%R8
0
15
2928
38
28
3
5833
TP18
106
5
R549
1K
347
P1.0
5V
P1.0
5V
TP18
068R8
21%
0
24
TP18
104
56.2
29
2
R554
2K
TP18
109
20
50
18
1%
10
54
2322
0R8
4
19
27
8
1%R90
2K
C553
17
40 60
10V
100n
F39
1%R8
354
.9
36
1%R556
1K
EXTB
GRE
FN1
5FO
RCEP
R#
A7G
TLRE
F
N6HP
PLL
P17
MCE
RR#
V17
PWRG
OO
DT6
RSP#
N18
SLP#
14
55
U4DP
WR#
Y14
DSTB
N0#
Y4DS
TBN1
#
K2DS
TBN2
#
E2DS
TBN3
#
Y15
DSTB
P0#
Y5DS
TBP1
#
K3DS
TBP2
#
F3DS
TBP3
#
R6ED
MM
6
DCLK
PH
W16
DINV
0#
Y6DI
NV1#
L1DI
NV2#
C5DI
NV3#
V9DP
#0
R4DP
#1
M4
DP#2
D4DP
#3
R18
DPRS
TP#
R17
DPSL
P#
D57#
C6D5
8#B6
D59#
AA16
D6#
B3D6
0#C4
D61#
C7D6
2#D2
D63#
Y10
D7#
Y9D8
#Y1
3D9
#
V5
C2D4
8#G
2D4
9#
W12
D5#
F1D5
0#D3
D51#
B4D5
2#E1
D53#
A5D5
4#C3
D55#
A6D5
6#F2
D38#
N3D3
9#
AA11
D4#
G3
D40#
H2D4
1#N2
D42#
L2D4
3#M
3D4
4#J2
D45#
H1D4
6#J1
D47#
D28#
AA8
D29#
AA14
D3#
V2D3
0#W
4D3
1#
R3D3
2#R2
D33#
P1D3
4#N1
D35#
M2
D36#
P2D3
7#J3
U1D1
9#
Y12
D2#
W7
D20#
W6
D21#
Y7D2
2#AA
6D2
3#Y3
D24#
W2
D25#
V3D2
6#U2
D27#
T3
D0#
W10
D1#
W15
D10#
AA13
D11#
Y16
D12#
W13
D13#
AA9
D14#
W9
D15#
AA5
D16#
Y8D1
7#W
3D1
8#
ACLK
PHT1
7BI
NIT#
J6BS
EL0
H5BS
EL1
G5
BSEL
2B7
CMRE
F
T1CO
MP0
T2CO
MP1
F20
COM
P2F2
1CO
MP3
A13
CORE
_DET
Y11
0902
-002
366
N270
U503
-2
U5
264
2
TP18
105
8
P1.0
5V
20
1%1K
R89
12
R548
1K61
2KR555
1%
330
R72
441
42
3161
30
R553
1K
43 12
27
2154
.9R7
61%
1%R9
754
.9
54.9
R78
1%
R98
1%27
.4
1%R91
1K
1KR92
35
P1.0
5V
1KR7
31%
R552
1K
48
11
10
32 63
21
9 16
25
57
1613
TP18
103
P1.0
5VP1.0
5V
ITP3
_DBR
RESE
T#
CPU1
_A20
M#
P1.0
5VP1
.05V
CPU1
_BPR
I#CP
U1_B
NR#
CPU1
_ADS
#
CPU1
_IG
NNE#
CPU1
_DBS
Y#CP
U1_D
RDY#
CPU1
_DEF
ER#
CPU1
_BRE
Q#
CPU1
_RS0
#CP
U1_C
PURS
T#
CPU1
_ADS
TB0#
CPU1
_LO
CK#
CPU1
_TRD
Y#
CPU1
_REQ
#(4:
0)
CPU1
_RS2
#CP
U1_R
S1#
CPU1
_D#(
47:3
2)
CPU1
_HIT
M#
CPU1
_DBI
0#CP
U1_D
BI2#
CPU1
_HIT
#CP
U1_D
STBP
0#CP
U1_D
STBP
2#CP
U1_D
STBN
0#CP
U1_D
STBN
2#
CPU1
_D#(
63:4
8)
CPU1
_A#(
31:1
7)
CPU1
_ADS
TB1#
CPU1
_THR
MTR
IP#
CPU1
_DST
BN1#
CPU1
_DST
BN3#
CPU2
_THE
RMDC
CPU2
_THE
RMDA
CPU1
_SM
I#CP
U1_N
MI
CPU1
_INT
RCP
U1_S
TPCL
K#
CPU1
_FER
R#CL
K0_H
CLK0
#CL
K0_H
CLK0
CPU1
_DBI
1#CP
U1_D
BI3#
CPU1
_DST
BP1#
CPU1
_DST
BP3#
CPU1
_A#(
16:3
)
CPU1
_D#(
15:0
)
CPU1
_D#(
31:1
6)
CPU1
_PW
RGDC
PU
CPU1
_INI
T#
CPU1
_BSE
L2CP
U1_B
SEL1
CPU1
_BSE
L0CP
U1_S
LP#
CPU1
_DPW
R#CP
U1_D
PSLP
#CP
U1_D
PRST
P#
8-12
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
12 o
f 55
3 / 4
4 / 4
B
3
C
1
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RS
4
A
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
AAC
2
Plac
ed a
s clo
se a
s
A
2
DIAM
OND
VILL
E (N
270)
B
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
1
D
1
poss
ible
to V
CCA
pins
.
3
C
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
B
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
4
1
ELEC
TRO
NICS
3
D
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
B
SAM
SUNG
PRO
PRIE
TARY
D
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
C
3
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
SAM
SUNG
PRO
PRIE
TARY
4
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RS
SA
MS
UN
G
2
D
24
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
R551
100
1%
C62
100n
F10
V
VTT6
G8
VTT7
G14
VTT8
H8
VTT9
H14
10V
100n
FC1
28
T14
VTT2
6U8
VTT2
7U9
VTT2
8U1
0VT
T29
U11
VTT3
E9
VTT3
0U1
2VT
T31
U13
VTT3
2U1
4
VTT4
F8VT
T5F9 L1
4
VTT1
6M
8VT
T17
M14
VTT1
8N8
VTT1
9N1
4
VTT2
D9
VTT2
0P8
VTT2
1P1
4VT
T22
R8VT
T23
R14
VTT2
4T8
VTT2
5
VID4
G16
VID5
E17
VID6
G18
VSSS
ENSE
D13
VTT1
C9
VTT1
0J8
VTT1
1J1
4VT
T12
K8VT
T13
K14
VTT1
4L8
VTT1
5
E13
VCCP
_C6_
2E1
4VC
CP_C
6_3
F13
VCCP
_C6_
4F1
4
VCCQ
1A9
VCCQ
2B9
VCCS
ENSE
C13
VID0
F15
VID1
D16
VID2
E18
VID3
G15
P10
VCCP
41P1
1VC
CP42
P12
VCCP
43R1
0
VCCP
44R1
1VC
CP45
R12
VCCP
5B1
1VC
CP6
B12
VCCP
7C1
0VC
CP8
C11
VCCP
9C1
2
VCCP
_C6_
1VC
CP31
L10
VCCP
32L1
1VC
CP33
L12
VCCP
34M
10VC
CP35
M11
VCCP
36M
12
VCCP
37N1
0VC
CP38
N11
VCCP
39N1
2
VCCP
4B1
0
VCCP
40
G12
VCCP
22H1
0
VCCP
23H1
1VC
CP24
H12
VCCP
25J1
0VC
CP26
J11
VCCP
27J1
2VC
CP28
K10
VCCP
29K1
1
VCCP
3A1
2
VCCP
30K1
2
D11
VCCP
12D1
2VC
CP13
E10
VCCP
14E1
1VC
CP15
E12
VCCP
16F1
0VC
CP17
F11
VCCP
18F1
2VC
CP19
G10
VCCP
2A1
1
VCCP
20G
11VC
CP21
0902
-002
366
N270
U503
-3
VCCA
D7
VCCF
V10
VCCP
1A1
0
VCCP
10D1
0
VCCP
11
C95
1000
nF6.
3V
1000
0nF-
X5R
C100
6.3V
6.3VC9
810
00nF
6.3VC1
0110
000n
F-X5
R10
000n
F-X5
RC8
9
6.3V
6.3VC8
110
000n
F-X5
R6.
3VC97
1000
0nF-
X5R
6.3V
1000
0nF-
X5R
C94
6.3V
C87
1000
nF
C82
1000
nF6.
3V
1000
nFC9
0
M1
DIA
HEAD
LENG
TH
6.3V
C88
1000
nF6.
3V
CPU_
CORE
6.3V
1000
nFC7
7
6.3V
1000
nFC9
6
C73
1000
nF6.
3V
100n
FC7
2
1%10
0R5
50
10V
P15
VSS9
2P1
6VS
S93
P18
VSS9
4P1
9VS
S95
R1VS
S96
R5VS
S97
R7VS
S98
R9VS
S99
R13
VSS8
2N1
3VS
S83
N17
VSS8
4P3
VSS8
5P4
VSS8
6P5
VSS8
7P6
VSS8
8P7
VSS8
9P9
VSS9
B2
VSS9
0P1
3VS
S91
M1
VSS7
3M
5VS
S74
M7
VSS7
5M
9VS
S76
M13
VSS7
7M
21VS
S78
N4VS
S79
N5
VSS8
B1
VSS8
0N7
VSS8
1N9
L3VS
S63
L4VS
S64
L5
VSS6
5L6
VSS6
6L7
VSS6
7L9
VSS6
8L1
3VS
S69
L15
VSS7
A20
VSS7
0L1
8VS
S71
L19
VSS7
2
VSS5
3J1
3VS
S54
J17
VSS5
5K1
VSS5
6K6
VSS5
7K7
VSS5
8K9
VSS5
9K1
3
VSS6
A19
VSS6
0K1
5VS
S61
K21
VSS6
2
H4
VSS4
4H7
VSS4
5H9
VSS4
6H1
3VS
S47
H16
VSS4
8H1
8VS
S49
H19
VSS5
A18
VSS5
0J5
VSS5
1J7
VSS5
2J9F7
VSS3
4F1
7VS
S35
F18
VSS3
6G
1
VSS3
7G
4VS
S38
G7
VSS3
9G
9
VSS4
A15
VSS4
0G
13VS
S41
G21
VSS4
2H3
VSS4
3
VSS2
4E6
VSS2
5E7
VSS2
6E8
VSS2
7E1
5VS
S28
E16
VSS2
9E1
9
VSS3
A8
VSS3
0F4
VSS3
1F5
VSS3
2F6
VSS3
3
AA20
VSS1
5C8
VSS1
6C1
7VS
S17
D1
VSS1
8D5
VSS1
9D8
VSS2
A4
VSS2
0D1
4VS
S21
D18
VSS2
2D2
1VS
S23
E3
Y21
VSS1
36AA
2VS
S137
AA3
VSS1
38AA
4VS
S139
AA7
VSS1
4B2
1
VSS1
40AA
10VS
S141
AA12
VSS1
42AA
15VS
S143
AA18
VSS1
44AA
19VS
S145
VSS1
26W
5VS
S127
W8
VSS1
28W
11VS
S129
W14
VSS1
3B2
0
VSS1
30W
17VS
S131
W21
VSS1
32Y1
VSS1
33Y2
VSS1
34Y2
0VS
S135
V1VS
S117
V4VS
S118
V6VS
S119
V7
VSS1
2B1
3
VSS1
20V8
VSS1
21V1
3VS
S122
V14
VSS1
23V1
8VS
S124
V21
VSS1
25W
1
T11
VSS1
07T1
2VS
S108
T13
VSS1
09T1
8
VSS1
1B8
VSS1
10U3
VSS1
11U6
VSS1
12U7
VSS1
13U1
5VS
S114
U16
VSS1
15U1
9VS
S116
VSS1
A2
VSS1
0B5
VSS1
00R2
1VS
S101
T4VS
S102
T5VS
S103
T7VS
S104
T9VS
S105
T10
VSS1
06
U503
-4N2
70
0902
-002
366
6.3V
6.3VC8
610
000n
F-X5
R
C102
1000
0nF-
X5R
1000
0nF-
X5R
C76
6.3V
6.3V
P1.5
V
6.3VC7
810
000n
F-X5
R
C92
1000
nF
1000
0nF-
X5R
C104
6.3V
100n
FC9
9
10V
1000
0nF-
X5R
C83
6.3V
M3
DIA
HEAD
LENG
TH
6.3V
1000
nFC9
3
6.3VC9
110
000n
F-X5
R
6.3V
1000
nFC8
5
6.3V
1000
nFC6
1
6.3V
1000
nFC8
010
00nF
C84
LENG
TH
HEAD
DIA
M2
1000
nF6.
3V6.
3V
P1.0
5V
CPU_
CORE
C79
C103
1000
nF6.
3V10
00nF
C74
CPU1
_VCC
SENS
E
CPU1
_VSS
SENS
E
CPU1
_VSS
SENS
E
CPU1
_VCC
SENS
E
CPU1
_VID
(6:0
)
20m
ils
P1.0
5V
6.3V
8-13
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
13 o
f 55
1 / 5
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
with
in 2
0mil
Plac
e 10
0nF
3
Layo
ut N
ote
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RS
HVRE
F0
0.32
7V
0.32
7V
0.7V
A
3
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
1
CALI
STO
GA
(945
GSE
)
ELEC
TRO
NICS
2
HSLP
CPU*
- G
MCH
: En
hanc
ed m
ode
(def
.)
widt
h: 1
0mil,
with
in 2
0mil
D
2
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
HSLP
CPU*
- IC
H : L
egac
y m
ode
BB
C
SAM
SUNG
PRO
PRIE
TARY
with
in 2
0mil
1
C
4
SA
MS
UN
G
with
in 1
00m
ilsne
ar H
VREF
pin
D
A
near
by P
in J
13
4
57 61
29 30
HRS2
*G
10HS
LPCP
U*E8
HTRD
Y*E1
0
HVRE
F1E1
HVRE
F2E2
HXRC
OM
PA1
0
HXSC
OM
PA6
HXSW
ING
C15
HYRC
OM
PJ1
HYSC
OM
PK1
HYSW
ING
H1
HDST
BN2*
T1
HDST
BN3*
AA3
HDST
BP0*
F4
HDST
BP1*
M7
HDST
BP2*
T2
HDST
BP3*
AB3
HHIT
*C8
HHIT
M*
B4
HLO
CK*
C5
HREQ
0*G
9
HREQ
1*E9
HREQ
2*G
12
HREQ
3*B8
HREQ
4*F1
2
HRS0
*A5
HRS1
*B6
HD61
*AB
7
HD62
*AA
2
HD63
*AB
5
HD7*
C3
HD8*
K9
HD9*
F5
HDBS
Y*C1
0
HDEF
ER*
C6
HDIN
V0*
H5
HDIN
V1*
J6
HDIN
V2*
T9
HDIN
V3*
U6
HDPW
R*G
7
HDRD
Y*E6
HDST
BN0*
F3
HDST
BN1*
M8
HD47
*V3
HD48
*W
2
HD49
*W
1
HD5*
E3
HD50
*V2
HD51
*W
4
HD52
*W
7
HD53
*W
5
HD54
*V5
HD55
*AB
4
HD56
*AB
8
HD57
*W
8
HD58
*AA
9
HD59
*AA
8
HD6*
C2
HD60
*AB
1
HD32
*V8
HD33
*V9
HD34
*R6
HD35
*T8
HD36
*R2
HD37
*N5
HD38
*N2
HD39
*R5
HD4*
F7
HD40
*U7
HD41
*R8
HD42
*T4
HD43
*T7
HD44
*R3
HD45
*T5
HD46
*V6
HD18
*N1
HD19
*M
5
HD2*
H9
HD20
*K5
HD21
*J5
HD22
*H3
HD23
*J4
HD24
*N3
HD25
*M
4
HD26
*M
3
HD27
*N8
HD28
*N6
HD29
*K3
HD3*
H6
HD30
*N9
HD31
*M
1
HBNR
*B9
HBPR
I*C7
HBRE
Q0*
G8
HCLK
NAA
6
HCLK
PAA
5
HCPU
RST*
B10
HD0*
C4
HD1*
F6
HD10
*J7
HD11
*K7
HD12
*H8
HD13
*E5
HD14
*K8
HD15
*J8
HD16
*J2
HD17
*J3
HA26
*C1
4
HA27
*A1
7
HA28
*E1
5
HA29
*H1
7
HA3*
F8
HA30
*D1
7
HA31
*G
17
HA4*
D12
HA5*
C13
HA6*
A8
HA7*
E13
HA8*
E12
HA9*
J12
HADS
*F1
0
HADS
TB0*
C12
HADS
TB1*
H16
HA10
*B1
3
HA11
*A1
3
HA12
*G
13
HA13
*A1
2
HA14
*D1
4
HA15
*F1
4
HA16
*J1
3
HA17
*E1
7
HA18
*H1
5
HA19
*G
15
HA20
*G
14
HA21
*A1
5
HA22
*B1
8
HA23
*B1
5
HA24
*E1
4
HA25
*H1
3
45
0904
-002
420
945G
SEU5
05-1
5349
P1.0
5V
25
P1.0
5V
21
22 2824 2514
31
C127 10
V10
0nF
317-
C4
13 58 5917 60
1%
R111 10
0
0
7
1%
R110 20
0
56
20
38 43302
221
R121 1%
621
13
443 4
11
48 5424 2619 20 52
21 23
18
95
16912
100
R117 1%
1%R1
1424
.9
46 51
P1.0
5V
26
54.9
R96
1%8
2 4
1915
29
16
0 12 23 39 40
103
1%R1
1354
.9
475 28 63
3
18
37
24.9
R87
1%
7 27
3610 42
1%
R112 22
1
34 35
C151
100n
F10
V
55
174
P1.0
5V
11
6
22 32 33
10V
100n
FC1
25
41
1
146 27
1%100
R109
8
15 50
CLK0
_HCL
K1#
CLK0
_HCL
K1
CPU1
_ADS
#CP
U1_B
NR#
CPU1
_BPR
I#CP
U1_B
REQ
#
CPU1
_RS0
#CP
U1_R
S1#
CPU1
_RS2
#CP
U1_C
PURS
T#CP
U1_D
PWR#
CPU1
_HIT
M#
CPU1
_HIT
#
CPU1
_SLP
#
CPU1
_DEF
ER#
CPU1
_DBS
Y#
CPU1
_DRD
Y#
CPU1
_TRD
Y#CP
U1_L
OCK
#
MCH
1_HV
REF
MCH
1_HV
REF
CPU1
_A#(
31:3
)
CPU1
_REQ
#(4:
0)
MCH
1_HY
SWIN
G
CPU1
_DST
BP0#
CPU1
_DST
BN0#
CPU1
_DBI
0#
CPU1
_DST
BP1#
CPU1
_DST
BN1#
CPU1
_DBI
1#
CPU1
_DST
BP2#
CPU1
_DST
BN2#
CPU1
_DBI
2#
CPU1
_DST
BP3#
CPU1
_DST
BN3#
CPU1
_DBI
3#
CPU1
_ADS
TB0#
CPU1
_ADS
TB1#
MCH
1_HX
SWIN
G
MCH
1_HX
SWIN
G
MCH
1_HY
SWIN
GCP
U1_D
#(63
:0)
8-14
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
14 o
f 55
3 / 5
2 / 5
(def
. : d
efau
lt O
ptio
n)
D
CFG
#
VSS_
NCTF
ELEC
TRO
NICS
Inte
rnal
P.U
.
42
A
DMIx
4
SAM
SUNG
PRO
PRIE
TARY
CFG
(19)
3
43
Rese
rved
CFG
[0:2
] = B
SE
L[0:
2] =
"10
0"
DM
I Lan
e N
orm
al
C
MC
H_C
FG5
: LO
W=D
IMX
2
DM
Ix2
(def
ault)
Page
6
Low
SA
MS
UN
G
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
DMI L
ane
Reve
rsal
Curr
ent S
ettin
g
CFG
(6)
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
B
D
1
CFG
(5)
1
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
C
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RS
B
CALI
STO
GA
(945
GSE
)
High
HIG
H=D
IMX
4
A
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
2
594340
3
R650
24.9
7
1%
10K
61
10K
R139
10K
R161
0.5pF50V
R136
C5780.01nF
1%
R162
0
3
80.6
R558
13
54
351 50
50V 0.5pF 0.01nF C579
SB_M
A9AE
21
SB_R
AS*
AG21
SB_W
E*AG
20
00
44
SB_B
S1AJ
20
SB_B
S2AE
27
SB_C
AS*
AG19
SB_M
A0AN
20
SB_M
A1AL
21
SB_M
A10
AL20
SB_M
A11
AE22
SB_M
A12
AE26
SB_M
A13
AE20
SB_M
A2AK
21
SB_M
A3AK
22
SB_M
A4AL
22
SB_M
A5AH
22
SB_M
A6AG
22
SB_M
A7AF
21
SB_M
A8AM
21
SA_M
A11
AL18
SA_M
A12
AG18
SA_M
A13
AL14
SA_M
A2AM
15
SA_M
A3AH
15
SA_M
A4AK
15
SA_M
A5AN
15
SA_M
A6AJ
18
SA_M
A7AF
19
SA_M
A8AN
17
SA_M
A9AL
17
SA_R
AS*
AK18
SA_R
CVEN
IN*
AN28
SA_R
CVEN
OUT
*AM
28
SA_W
E*AH
17
SB_B
S0AH
21
SA_D
QS1
*AK
30
SA_D
QS2
AK33
SA_D
QS2
*AJ
33
SA_D
QS3
AL25
SA_D
QS3
*AM
25
SA_D
QS4
AN9
SA_D
QS4
*AN
8
SA_D
QS5
AH8
SA_D
QS5
*AJ
8
SA_D
QS6
AM2
SA_D
QS6
*AM
3
SA_D
QS7
AE3
SA_D
QS7
*AE
2
SA_M
A0AJ
15
SA_M
A1AM
17
SA_M
A10
AG16
SA_D
Q55
AJ2
SA_D
Q56
AG2
SA_D
Q57
AF3
SA_D
Q58
AE7
SA_D
Q59
AF6
SA_D
Q6
AB31
SA_D
Q60
AH5
SA_D
Q61
AG3
SA_D
Q62
AG5
SA_D
Q63
AF5
SA_D
Q7
AE31
SA_D
Q8
AH31
SA_D
Q9
AK31
SA_D
QS0
AC28
SA_D
QS0
*AC
29
SA_D
QS1
AJ30
SA_D
Q40
AG9
SA_D
Q41
AF9
SA_D
Q42
AF8
SA_D
Q43
AK6
SA_D
Q44
AF7
SA_D
Q45
AG11
SA_D
Q46
AJ6
SA_D
Q47
AH6
SA_D
Q48
AN6
SA_D
Q49
AM6
SA_D
Q5
AB32
SA_D
Q50
AK3
SA_D
Q51
AL2
SA_D
Q52
AM5
SA_D
Q53
AL5
SA_D
Q54
AJ3
SA_D
Q26
AJ26
SA_D
Q27
AJ25
SA_D
Q28
AL27
SA_D
Q29
AN26
SA_D
Q3
AF32
SA_D
Q30
AH25
SA_D
Q31
AG26
SA_D
Q32
AM12
SA_D
Q33
AL11
SA_D
Q34
AH9
SA_D
Q35
AK9
SA_D
Q36
AM11
SA_D
Q37
AK11
SA_D
Q38
AM8
SA_D
Q39
AK8
SA_D
Q4
AC33
SA_D
Q11
AK27
SA_D
Q12
AH30
SA_D
Q13
AL32
SA_D
Q14
AJ28
SA_D
Q15
AJ27
SA_D
Q16
AH32
SA_D
Q17
AF31
SA_D
Q18
AH27
SA_D
Q19
AF28
SA_D
Q2
AE33
SA_D
Q20
AJ32
SA_D
Q21
AG31
SA_D
Q22
AG28
SA_D
Q23
AG27
SA_D
Q24
AN27
SA_D
Q25
AM26
RSVD
_42
F18
SA_B
S0AK
12
SA_B
S1AH
11
SA_B
S2AG
17
SA_C
AS*
AJ17
SA_D
M0
AB30
SA_D
M1
AL31
SA_D
M2
AF30
SA_D
M3
AK26
SA_D
M4
AL9
SA_D
M5
AG7
SA_D
M6
AK5
SA_D
M7
AH3
SA_D
Q0
AC31
SA_D
Q1
AB28
SA_D
Q10
AL28
RSVD
_26
Y24
RSVD
_27
AB22
RSVD
_28
AB21
RSVD
_29
AB19
RSVD
_30
AB16
RSVD
_31
AB14
RSVD
_32
AA12
RSVD
_33
W24
RSVD
_34
AA24
RSVD
_35
AB24
RSVD
_36
AB20
RSVD
_37
AB18
RSVD
_38
AB15
RSVD
_39
AB13
RSVD
_40
AB12
RSVD
_41
AB17
0904
-002
420
945G
SEU5
05-3
RSVD
_20
K15
RSVD
_21
K21
K19
RSVD
_22
RSVD
_23
K20
RSVD
_24
K24
RSVD
_25
Y25
634
2
1%15
0
0.01nF C577
5748
R573
50V 0.5pF
418 12
R574
150
1%
P3.3
V
54
13
28 332118 4532 34206
512
60
57
P3.3
V
49
100
R163
51
0
17 30
1%
100n
FC6
0210
V10
0nF
C130
10V
24
P1.8
V_AU
X
1 11
2.2K
R119
7
0
60
31
6
P3.3
V
P1.5
V
P1.5
V
10
623772
4
80.6
R559
1%
9 39
12
1%R1
5640
.2
14
1%R1
5740
.2
6 3
25
7
TV_I
RTNB
C21
TV_I
RTNC
D21
523 15
SM_C
LK3*
AN30
SM_C
S0*
AG14
SM_C
S1*
AF12
SM_C
S2*
AK14
SM_C
S3*
AH12
SM_O
DT0
AE12
SM_O
DT1
AF14
SM_O
DT2
AJ14
SM_O
DT3
AJ12
TVDA
CA_O
UTA2
1
TVDA
CB_O
UTC2
0
TVDA
CC_O
UTE2
0
TV_D
CONS
EL0
G26
TV_D
CONS
EL1
J26
TV_I
REF_
REFS
ETG
23
TV_I
RTNA
B21
SMO
CDCO
MP1
AF11
SMRC
OM
PNAN
12
SMRC
OM
PPAN
14
SMVR
EF0
AA33
SMVR
EF1
AE1
SM_C
KE0
AN21
SM_C
KE1
AN22
SM_C
KE2
AF26
SM_C
KE3
AF25
SM_C
LK0
AF33
SM_C
LK0*
AG33
SM_C
LK1
AG1
SM_C
LK1*
AF1
SM_C
LK2
AJ1
SM_C
LK2*
AK1
SM_C
LK3
AM30
SDVO
B_BL
UE*
P32
SDVO
B_CL
KNT3
2
SDVO
B_CL
KPR3
2
SDVO
B_G
REEN
M32
SDVO
B_G
REEN
*N3
2
SDVO
B_IN
TP3
0
SDVO
B_IN
T*R3
0
SDVO
B_RE
DN2
8
SDVO
B_RE
D*P2
8
SDVO
_CTR
LCLK
J27
SDVO
_CTR
LDAT
AH2
7
SDVO
_FLD
STAL
LT3
0
SDVO
_FLD
STAL
L*T2
9
SDVO
_TVC
LKIN
M30
SDVO
_TVC
LKIN
*N3
0
SMO
CDCO
MP0
AJ21
RSVD
_13
K22
RSVD
_14
J17
RSVD
_15
K23
RSVD
_16
K17
RSVD
_17
K12
RSVD
_18
K13
RSVD
_19
K16
RSVD
_2K2
6
RSVD
_3K3
2
RSVD
_4K3
1
RSVD
_5R2
4
RSVD
_6T2
4
RSVD
_7M
10
RSVD
_8A1
8
RSVD
_9AB
10
SDVO
B_BL
UEP3
3
L_CT
LB_D
ATA
E28
L_IB
GK2
7
L_VB
GJ2
9
L_VD
DEN
K30
L_VR
EFH
J30
L_VR
EFL
K29
PM_B
MBU
SY*
G21
PM_E
XTTS
*_0
F26
PM_E
XTTS
*_1
H26
PM_T
HRM
TRIP
*J1
5
PWRO
KAB
29RS
TIN*
W27
RSVD
_1K2
5
RSVD
_10
AA10
RSVD
_11
C17
RSVD
_12
A33
LA_D
ATAP
0H3
1
LA_D
ATAP
1G
32
LA_D
ATAP
2C3
1
LB_C
LKN
A30
LB_C
LKP
A29
LB_D
ATAN
_0F3
3
LB_D
ATAN
_1D3
3
LB_D
ATAN
_2F3
0
LB_D
ATAP
_0E3
3
LB_D
ATAP
_1D3
2
LB_D
ATAP
_2F2
9
LDDC
_CLK
G28
LDDC
_DAT
AH2
8
L_BK
LTCR
TLH3
0
L_BK
LTEN
G29
L_CT
LA_C
LKF2
8
DMI_
TXP0
V29
DMI_
TXP1
V32
DREF
_CLK
NA2
7
DREF
_CLK
PA2
6
DREF
_SSC
LKN
J33
DREF
_SSC
LKP
H33
EXP_
ACO
MPI
R28
EXP_
AICO
MPO
M28
GCL
KNY2
6
GCL
KPAA
26
ICHS
YNC*
E31
LA_C
LKN
D30
LA_C
LKP
C30
LA_D
ATAN
0G
31
LA_D
ATAN
1F3
2
LA_D
ATAN
2D3
1
CRT_
BLUE
*A2
3
CRT_
DDCC
LKH2
0
CRT_
DDCD
ATA
H22
CRT_
GRE
ENE2
5
CRT_
GRE
EN*
F25
CRT_
HSYN
CD2
7
CRT_
IREF
H25
CRT_
RED
C25
CRT_
RED*
D25
CRT_
VSYN
CF2
7
DMI_
RXN0
Y29
DMI_
RXN1
Y32
DMI_
RXP0
Y28
DMI_
RXP1
Y31
DMI_
TXN0
V28
DMI_
TXN1
V31
0904
-002
420
945G
SEU5
05-2
CFG
0C1
8
CFG
1E1
8
CFG
19K2
8
CFG
2G
20
CFG
3G
18
CFG
5J2
0
CFG
6J1
8
CLKR
EQ*
J22
CRT_
BLUE
A24
R137
1.5K
3
23
1%
38 4229 47
4
115
R120
2.2K
2 862
55
R160
249
1%
27
5
16
2.2K
R122
1% nost
uff
1KR1
38
26 36
4
5853 564610
KR1
58R1
5910
K
1 9
MEM
1_VR
EF
150
R572
1%
19
1
22
MCH
3_EX
TTS1
#
MCH
3_CL
KREQ
#
MCH
3_EX
TTS0
#
MCH
3_EX
TTS1
#CH
P3_D
PRSL
PVR
MCH
3_EX
TTS1
#
CRT3
_BLU
ECR
T3_G
REEN
CRT3
_RED
10
MCH
3_LC
D_ED
ID_C
MCH
3_LC
D_ED
ID_D
MEM
1_AM
A(13
:0)
CRT3
_HSY
NCCR
T3_V
SYNC
MEM
1_AB
S0M
EM1_
ABS1
MEM
1_AB
S2
MEM
1_AR
AS#
MEM
1_AC
AS#
MEM
1_AW
E#
MEM
1_AD
QS#
(7:0
)
MEM
1_AD
QS(
7:0)
MEM
1_AD
M(7
:0)
MEM
1_AD
Q(6
3:0)
LCD3
_BRI
T
LCD1
_ADA
TA2
MEM
1_CK
E1
MEM
1_CS
1#
MEM
1_O
DT1
KBC3
_PW
RGD
MCH
3_BM
BUSY
#CP
U1_T
HRM
TRIP
#M
CH3_
EXTT
S0#
MCH
1_BS
EL0
MCH
1_BS
EL1
MCH
1_BS
EL2
MCH
3_IC
HSYN
C#M
CH3_
CLKR
EQ#
MEM
1_O
DT0
CRT3
_DDC
DATA
PLT3
_RST
#
MCH
3_LC
D_VD
DEN
MCH
3_LC
D_BK
LTEN
LCD1
_ACL
K#LC
D1_A
CLK
LCD1
_ADA
TA0#
LCD1
_ADA
TA0
LCD1
_ADA
TA1#
LCD1
_ADA
TA1
LCD1
_ADA
TA2#
DMI1
_RXP
0DM
I1_R
XP1
CLK1
_DRE
FCLK
#CL
K1_D
REFC
LKCL
K1_D
REFS
SCLK
#CL
K1_D
REFS
SCLK
CLK1
_MCH
3GPL
L#CL
K1_M
CH3G
PLL
CLK1
_MCL
K0CL
K1_M
CLK0
#CL
K1_M
CLK1
CLK1
_MCL
K1#
MEM
1_CK
E0
MEM
1_CS
0#
CRT3
_DDC
CLK
DMI1
_TXN
0DM
I1_T
XN1
DMI1
_TXP
0DM
I1_T
XP1
DMI1
_RXN
0DM
I1_R
XN1
8-15
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
15 o
f 55
4 / 5
D
SA
MS
UN
G
23
12
C
B
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
3
B
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RS
SAM
SUNG
PRO
PRIE
TARY
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
D
4
C
CALI
STO
GA
(945
GSE
)SA
MSUN
G EL
ECTR
ONIC
S CO
’S P
ROPE
RTY.
A
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
A
270u
F * 2
ea
1
4
ELEC
TRO
NICS
C170
100n
F10
V
1%
P1.0
5V
MM
Z160
8S12
1AT
B505
10R1
34
AL2.
5V330u
FEC
508
1000
0nF
C167
6.3V
6.3VC5
4810
000n
F
470n
FC5
4716
V
6.3V
1000
0nF
C71
6.3V
100n
FC1
72
C131
1000
nF-X
5R
P2.5
V
10V
P1.5
V
BLM18PG181SN1B517
470n
FC1
5016
V
1000
0nF
C601
6.3V
P2.5
V
MM
Z160
8S12
1AT
B510
6.3V
AD6.
3V47uF
EC1
C564
1000
nF-X
5R
P1.0
5V
10V
100n
FC1
24
TP18
948
10nF
C176
EC50
522
0uF
2.5V
AD
P1.8
V_AU
X
25V
P1.5
V
10V
C198
100n
F
100n
F
P1.5
V
AD2.5V22
0uF
EC2
P1.5
V
10VC1
77
C152
100n
F10
V
C175
100n
F10
V
6.3VC1
8047
00nF
16V
C126
470n
F
4700
nFC1
97
6.3V
6.3V
1000
nF-X
7RC1
32
10V100n
FC1
74
B516
BLM
18PG
181S
N1
EC51
022
0uF
2.5V
AD
P1.5
V D12
BAT5
4
13
C168
100n
F10
V
P3.3
V
6.3VC7
010
000n
F
P1.0
5V
6.3VC1
8147
00nF
C153
100n
F10
V
BLM
18PG
181S
N1B7
P1.5
VP1
.5V
6.3V
1000
nF-X
5RC1
79
100n
FC1
71
10V
10VC5
6010
0nF
P7
6.3VC5
5010
000n
F
P2 L2VT
T_37
G2
VTT_
38D2
VTT_
39
L9VT
T_4
AA1
VTT_
40Y1
VTT_
41U1
VTT_
42P1
VTT_
43L1
VTT_
44G
1VT
T_45
F1VT
T_46
D9VT
T_5
P8VT
T_6
L8VT
T_7
D8VT
T_8
VTT_
9
D5 Y4VT
T_22
U4VT
T_23
P4VT
T_24
L4VT
T_25
G4
VTT_
26D4
VTT_
27Y3
VTT_
28U3
VTT_
29
P9VT
T_3
P3VT
T_30
L3VT
T_31
G3
VTT_
32D3
VTT_
33Y2
VTT_
34U2
VTT_
35VT
T_36
AA20
AA19
VSS_
NCTF
_8AA
18VS
S_NC
TF_9
A14
VTT_
1
L7VT
T_10
D7VT
T_11
A7VT
T_12
P6VT
T_13
L6VT
T_14
G6
VTT_
15D6
VTT_
16U5
VTT_
17P5
VTT_
18L5
VTT_
19
D10
VTT_
2
G5
VTT_
20VT
T_21
AN33
AA17
VSS_
NCTF
_10
AA16
VSS_
NCTF
_11
AA15
VSS_
NCTF
_12
AA14
VSS_
NCTF
_13
AA13
VSS_
NCTF
_14
A4VS
S_NC
TF_1
5A3
VSS_
NCTF
_16
B2VS
S_NC
TF_1
7AN
1VS
S_NC
TF_1
8C1
VSS_
NCTF
_19
AA25
VSS_
NCTF
_2V2
5VS
S_NC
TF_3
U25
VSS_
NCTF
_4AA
22VS
S_NC
TF_5
AA21
VSS_
NCTF
_6VS
S_NC
TF_7
VCC_
2
VCC_
20V1
5
VCC_
21U1
5
VCC_
22T1
5
VCC_
3P2
6
VCC_
4N2
6
VCC_
5M
26
VCC_
6V1
9
VCC_
7U1
9
VCC_
8T1
9
VCC_
9W
18 J23
VCC_
SYNC
M33
VSSA
_3G
BG
B25
VSSA
_CRT
DAC
B32
VSSA
_LVD
S
E23
VSSA
_TVB
G
VSS_
NCTF
_1
AJ29
AH29
VCCS
M_8
AG29
VCCS
M_9
D29
VCCT
X_LV
DS_1
C29
VCCT
X_LV
DS_2
VCC_
1T2
6
VCC_
10V1
8
VCC_
11T1
8
VCC_
12R1
8
VCC_
13W
17
VCC_
14U1
7
VCC_
15R1
7
VCC_
16W
16
VCC_
17V1
6
VCC_
18T1
6
VCC_
19R1
6
R26
VCCS
M_4
VCCS
M_4
0AJ
10AH
10VC
CSM
_41
AG10
VCCS
M_4
2AF
10VC
CSM
_43
AE10
VCCS
M_4
4AN
7VC
CSM
_45
AM7
VCCS
M_4
6AL
7VC
CSM
_47
AK7
VCCS
M_4
8AJ
7VC
CSM
_49
AL29
VCCS
M_5
AH7
VCCS
M_5
0AN
4VC
CSM
_51
AH1
VCCS
M_5
2
AK29
VCCS
M_6
VCCS
M_7
VCCS
M_2
5VC
CSM
_26
AJ16
AN13
VCCS
M_2
7AM
13VC
CSM
_28
AL13
VCCS
M_2
9
AN29
VCCS
M_3
AK13
VCCS
M_3
0AJ
13VC
CSM
_31
AH13
VCCS
M_3
2AG
13VC
CSM
_33
AF13
VCCS
M_3
4AE
13VC
CSM
_35
AN10
VCCS
M_3
6AM
10VC
CSM
_37
AL10
VCCS
M_3
8AK
10VC
CSM
_39
AM29
VCCS
M_1
0VC
CSM
_11
AE29
AN24
VCCS
M_1
2AM
24VC
CSM
_13
AL24
VCCS
M_1
4AK
24VC
CSM
_15
AJ24
VCCS
M_1
6AH
24VC
CSM
_17
AG24
VCCS
M_1
8AF
24VC
CSM
_19
AM32
VCCS
M_2
AE24
VCCS
M_2
0AN
18VC
CSM
_21
AN16
VCCS
M_2
2AM
16VC
CSM
_23
AL16
VCCS
M_2
4AK
16
VCCA
_TVD
ACA_
2VC
CA_T
VDAC
B_1
B22
A22
VCCA
_TVD
ACB_
2D2
2VC
CA_T
VDAC
C_1
C22
VCCA
_TVD
ACC_
2
C28
VCCD
LVDS
_1B2
8VC
CDLV
DS_2
A28
VCCD
LVDS
_3
F22
VCCD
QTV
DAC
F20
VCCD
TVDA
C
AE5
VCCD
_HM
PLL_
1AD
5VC
CD_H
MPL
L_2
E26
VCCH
V_1
D26
VCCH
V_2
C26
VCCH
V_3
AB33
VCCS
M_1
AF29
NC_7
2
A32
NC_8
NC_9
W10
U33
VCC3
G_1
T33
VCC3
G_2
N33
VCCA
_3G
BG
V26
VCCA
_3G
PLL
C24
VCCA
_CRT
DAC_
1B2
4VC
CA_C
RTDA
C_2
B26
VCCA
_DPL
LAJ3
2VC
CA_D
PLLB
AD2
VCCA
_HPL
L
B31
VCCA
_LVD
S
AD1
VCCA
_MPL
LD2
3VC
CA_T
VBG
B20
VCCA
_TVD
ACA_
1A2
0
NC_5
8AF
4NC
_59
NC_6
B33
AD4
NC_6
0AL
4NC
_61
AK4
NC_6
2W
31NC
_63
AJ4
NC_6
4AH
4NC
_65
AG4
NC_6
6NC
_67
AE4
AM1
NC_6
8W
30NC
_69
AN32
NC_7
Y6NC
_70
AL1
NC_7
1Y5
NC_4
3C1
9NC
_44
NC_4
5B1
9A1
9NC
_46
Y8NC
_47
K18
NC_4
8G
16NC
_49
C33
NC_5
F16
NC_5
0E1
6NC
_51
NC_5
2D1
6C1
6NC
_53
B16
NC_5
4AN
2NC
_55
A16
NC_5
6Y7
NC_5
7AM
4
NC_2
9
AM33
NC_3
NC_3
0AN
19AM
19NC
_31
AL19
NC_3
2AK
19NC
_33
AJ19
NC_3
4AH
19NC
_35
AN3
NC_3
6
Y9NC
_37
NC_3
8J1
9H1
9NC
_39
AL33
NC_4
G19
NC_4
0F1
9NC
_41
E19
NC_4
2D1
9
NC_1
4U2
4NC
_15
NC_1
6W
29 V10
NC_1
7J2
4NC
_18
H24
NC_1
9
W33
NC_2
W32
NC_2
0G
24NC
_21
F24
NC_2
2NC
_23
E24
D24
NC_2
4K3
3NC
_25
U10
NC_2
6A3
1NC
_27
E21
NC_2
8C2
3
0904
-002
420
945G
SEU5
05-4
Y10
NC_1
AN31
NC_1
0W
28NC
_11
V27
NC_1
2W
25NC
_13
V24
P2.5
V
P1.5
V
B504
MM
Z160
8S12
1AT
AL2.
5V330u
FEC
507
10VC1
7810
0nF
100n
FC5
99
10V
50VC1
7322
nF
1000
0nF
C604
6.3V
100n
F
B515
MM
Z160
8S12
1AT
1000
0nF
C169
6.3V
C154
10V
16V
C113
470n
F
C603
1000
nF-X
5R6.
3V
P1.5
V
P1.8
V_AU
X
6.3VC6
0010
000n
F
C551
6.3V
P2.5
V
nost
uff
INST
PAR
SHO
RT1
1000
0nF
6.3V
1000
nF-X
5RC5
61
10V
C598
6.3V1000
0nF
100n
FC5
59
10V
C605
100n
F
1000
0nF
C549
6.3V
6.3VC5
4610
000n
F
8-16
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
16 o
f 55
5 / 5
1
SAM
SUNG
PRO
PRIE
TARY
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
SA
MS
UN
GEL
ECTR
ONI
CS
A
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RS
A
BB
CC
DD
4 4
3 3CALI
STO
GA
(945
GSE
)
2 2
1
P1.0
5VP1
.5V
P1.5
V
P1.0
5V
10V
10%
AK20
VSS_
93AH
20
VSS_
94AF
20D2
0VS
S_95
VSS_
96W
19
VSS_
97R1
9
VSS_
98AM
18
VSS_
99AH
18
VTT_
NCTF
_1T1
0
VTT_
NCTF
_2R1
0
VTT_
NCTF
_3P1
0
VTT_
NCTF
_4N1
0
VTT_
NCTF
_5L1
0
VTT_
NCTF
_6D1
C129
100n
FG
25
VSS_
79A2
5
VSS_
8AE
32
H23
VSS_
80VS
S_81
F23
VSS_
82B2
3
VSS_
83AM
22
VSS_
84AJ
22
VSS_
85AF
22
VSS_
86G
22
VSS_
87E2
2
VSS_
88J2
1
VSS_
89H2
1
VSS_
9AC
32
VSS_
90F2
1
VSS_
91AM
20
VSS_
92
N27
VSS_
64M
27
VSS_
65G
27 E27
VSS_
66VS
S_67
C27
VSS_
68B2
7
VSS_
69AL
26
VSS_
7AG
32
VSS_
70AH
26
VSS_
71W
26
VSS_
72U2
6
VSS_
73AN
25
VSS_
74AK
25
VSS_
75AG
25
VSS_
76AE
25
VSS_
77J2
5
VSS_
78
AA28
VSS_
5G
33
VSS_
50U2
8T2
8VS
S_51
VSS_
52J2
8
VSS_
53D2
8
VSS_
54AM
27
VSS_
55AF
27
VSS_
56AB
27
VSS_
57AA
27
VSS_
58Y2
7
VSS_
59U2
7
VSS_
6AK
32
VSS_
60T2
7
VSS_
61R2
7
VSS_
62P2
7
VSS_
63
G30
VSS_
35E3
0
VSS_
36B3
0AA
29VS
S_37
VSS_
38U2
9
VSS_
39R2
9
VSS_
4R3
3
VSS_
40P2
9
VSS_
41N2
9
VSS_
42M
29
VSS_
43H2
9
VSS_
44E2
9
VSS_
45B2
9
VSS_
46AK
28
VSS_
47AH
28
VSS_
48AE
28
VSS_
49
Y33
VSS_
20R3
1
VSS_
21P3
1N3
1VS
S_22
VSS_
23M
31
VSS_
24J3
1
VSS_
25F3
1
VSS_
26AL
30
VSS_
27AG
30
VSS_
28AE
30
VSS_
29AC
30
VSS_
3V3
3
VSS_
30AA
30
VSS_
31Y3
0
VSS_
32V3
0
VSS_
33U3
0
VSS_
34
AD3
VSS_
173
W3
VSS_
174
T3 B3VS
S_17
5VS
S_17
6AK
2
VSS_
177
AH2
VSS_
178
AF2
VSS_
179
AB2
VSS_
18U3
1
VSS_
180
M2
VSS_
181
K2
VSS_
182
H2
VSS_
183
F2
VSS_
184
V1
VSS_
185
R1
VSS_
19T3
1
VSS_
2
T6
VSS_
159
M6
VSS_
16AJ
31
K6VS
S_16
0VS
S_16
1AN
5
VSS_
162
AJ5
VSS_
163
B5
VSS_
164
AA4
VSS_
165
V4
VSS_
166
R4
VSS_
167
N4
VSS_
168
K4
VSS_
169
H4
VSS_
17AA
31
VSS_
170
E4
VSS_
171
AL3
VSS_
172
AG8
VSS_
144
AE8
VSS_
145
U8 AA7
VSS_
146
VSS_
147
V7
VSS_
148
R7
VSS_
149
N7
VSS_
15AM
31
VSS_
150
H7
VSS_
151
E7
VSS_
152
B7
VSS_
153
AL6
VSS_
154
AG6
VSS_
155
AE6
VSS_
156
AB6
VSS_
157
W6
VSS_
158
AN11
VSS_
13E3
2
VSS_
130
AJ11
AE11
VSS_
131
VSS_
132
AM9
VSS_
133
AJ9
VSS_
134
AB9
VSS_
135
W9
VSS_
136
R9
VSS_
137
M9
VSS_
138
J9
VSS_
139
F9
VSS_
14C3
2
VSS_
140
C9
VSS_
141
A9
VSS_
142
AL8
VSS_
143
W15
VSS_
115
R15
VSS_
116
F15
D15
VSS_
117
VSS_
118
AM14
VSS_
119
AH14
VSS_
12H3
2
VSS_
120
AE14
VSS_
121
H14
VSS_
122
B14
VSS_
123
F13
VSS_
124
D13
VSS_
125
AL12
VSS_
126
AG12
VSS_
127
H12
VSS_
128
B12
VSS_
129
AA32
VSS_
100
AF18
VSS_
101
U18
H18
VSS_
102
VSS_
103
D18
VSS_
104
AK17
VSS_
105
V17
VSS_
106
T17
VSS_
107
F17
VSS_
108
B17
VSS_
109
AH16
VSS_
11U3
2
VSS_
110
U16
VSS_
111
J16
VSS_
112
AL15
VSS_
113
AG15
VSS_
114
N15
VCC_
NCTF
_55
M15
VCC_
NCTF
_56
Y14
W14
VCC_
NCTF
_57
VCC_
NCTF
_58
V14
VCC_
NCTF
_59
U14
VCC_
NCTF
_6P2
4
VCC_
NCTF
_60
T14
VCC_
NCTF
_61
R14
VCC_
NCTF
_62
P14
VCC_
NCTF
_63
N14
VCC_
NCTF
_64
M14
VCC_
NCTF
_7N2
4
VCC_
NCTF
_8M
24
VCC_
NCTF
_9Y2
2
VSS_
1AH
33
VSS_
10
N25
VCC_
NCTF
_40
Y18
VCC_
NCTF
_41
P18
N18
VCC_
NCTF
_42
VCC_
NCTF
_43
M18
VCC_
NCTF
_44
Y17
VCC_
NCTF
_45
P17
VCC_
NCTF
_46
N17
VCC_
NCTF
_47
M17
VCC_
NCTF
_48
Y16
VCC_
NCTF
_49
P16
VCC_
NCTF
_5M
25
VCC_
NCTF
_50
N16
VCC_
NCTF
_51
M16
VCC_
NCTF
_52
Y15
VCC_
NCTF
_53
P15
VCC_
NCTF
_54
N21
VCC_
NCTF
_26
M21
VCC_
NCTF
_27
Y20
W20
VCC_
NCTF
_28
VCC_
NCTF
_29
V20
VCC_
NCTF
_3P2
5
VCC_
NCTF
_30
U20
VCC_
NCTF
_31
T20
VCC_
NCTF
_32
R20
VCC_
NCTF
_33
P20
VCC_
NCTF
_34
N20
VCC_
NCTF
_35
M20
VCC_
NCTF
_36
Y19
VCC_
NCTF
_37
P19
VCC_
NCTF
_38
N19
VCC_
NCTF
_39
M19
VCC_
NCTF
_4
W22
VCC_
NCTF
_11
V22
VCC_
NCTF
_12
U22
T22
VCC_
NCTF
_13
VCC_
NCTF
_14
R22
VCC_
NCTF
_15
P22
VCC_
NCTF
_16
N22
VCC_
NCTF
_17
M22
VCC_
NCTF
_18
Y21
VCC_
NCTF
_19
W21
VCC_
NCTF
_2R2
5
VCC_
NCTF
_20
V21
VCC_
NCTF
_21
U21
VCC_
NCTF
_22
T21
VCC_
NCTF
_23
R21
VCC_
NCTF
_24
P21
VCC_
NCTF
_25
U12
VCCA
UX_N
CTF_
31T1
2
VCCA
UX_N
CTF_
32R1
2P1
2VC
CAUX
_NCT
F_33
VCCA
UX_N
CTF_
34N1
2
VCCA
UX_N
CTF_
35M
12
VCCA
UX_N
CTF_
36AD
11
VCCA
UX_N
CTF_
37AD
10
VCCA
UX_N
CTF_
38K1
0
VCCA
UX_N
CTF_
4AD
24
VCCA
UX_N
CTF_
5AC
24
VCCA
UX_N
CTF_
6AD
22
VCCA
UX_N
CTF_
7AD
21
VCCA
UX_N
CTF_
8AD
20
VCCA
UX_N
CTF_
9AD
19
VCC_
NCTF
_1T2
5
VCC_
NCTF
_10
AD13
VCCA
UX_N
CTF_
17Y1
3
VCCA
UX_N
CTF_
18W
13 V13
VCCA
UX_N
CTF_
19
VCCA
UX_N
CTF_
2AC
25
VCCA
UX_N
CTF_
20U1
3
VCCA
UX_N
CTF_
21T1
3
VCCA
UX_N
CTF_
22R1
3
VCCA
UX_N
CTF_
23P1
3
VCCA
UX_N
CTF_
24N1
3
VCCA
UX_N
CTF_
25M
13
VCCA
UX_N
CTF_
26AD
12
VCCA
UX_N
CTF_
27Y1
2
VCCA
UX_N
CTF_
28W
12
VCCA
UX_N
CTF_
29V1
2
VCCA
UX_N
CTF_
3AB
25
VCCA
UX_N
CTF_
30
AD7
VCCA
UX_2
8AD
6
VCCA
UX_3
AD31
AD30
VCCA
UX_4
VCCA
UX_5
AD29
VCCA
UX_6
AD28
VCCA
UX_7
AD27
VCCA
UX_8
AC27
VCCA
UX_9
AD26
VCCA
UX_N
CTF_
1AD
25
VCCA
UX_N
CTF_
10AD
18
VCCA
UX_N
CTF_
11AD
17
VCCA
UX_N
CTF_
12AD
16
VCCA
UX_N
CTF_
13AD
15
VCCA
UX_N
CTF_
14AD
14
VCCA
UX_N
CTF_
15K1
4
VCCA
UX_N
CTF_
16
AE19
VCCA
UX_1
3AE
18
VCCA
UX_1
4AF
17AE
17VC
CAUX
_15
VCCA
UX_1
6AF
16
VCCA
UX_1
7AE
16
VCCA
UX_1
8AF
15
VCCA
UX_1
9AE
15
VCCA
UX_2
AD32
VCCA
UX_2
0J1
4
VCCA
UX_2
1J1
0
VCCA
UX_2
2H1
0
VCCA
UX_2
3AE
9
VCCA
UX_2
4AD
9
VCCA
UX_2
5U9
VCCA
UX_2
6AD
8
VCCA
UX_2
7
U505
-594
5GSE
0904
-002
420
VCCA
UX_1
AD33
VCCA
UX_1
0AC
26
VCCA
UX_1
1AB
26
VCCA
UX_1
2
8-17
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
17 o
f 55
1 / 5
BA39
-005
34A
Plac
e ne
ar to
the
ICH7
A
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
C
SAM
SUNG
PRO
PRIE
TARY
(Vcc
Sus1
_05
: NC)
STUF
F1
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RS
ELEC
TRO
NICS
Disa
ble
NO_S
TUFF
D
to p
lace
d wi
thin
2" o
f ICH
7-M
RTC
Batte
ry
PU
D
Pull d
own
RESE
T
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
56.2
ohm
mus
t be
plac
ed
2 2
B
NO_S
TUFF
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
ACZ_
SYNC
x1 /
x2 D
ocki
ng
1
C
Pull u
p
QK6
5
BA39
-005
98A
(New
)
3
B
ARRO
UND
WIB
RO D
OO
RPL
ACE
TO B
OTT
OM
to p
lace
d wi
thin
2" o
f 27.
4ohm
w/o
stu
b
*Lay
out N
ote
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
CMO
S
0
PORT
X L
ine
1
1x2
/ 2x1
Enab
le
A
3
27.4
ohm
resis
tor n
eeds
STUF
F
4
B0 S
tepp
ing
:
4x1
SA
MS
UN
G
ICH7
-M
4
Inte
rnal
VR
Stra
p
PDR6
6033
5%
P3.3
V
4.7K
R586
1000
nFC2
48
C183
10nF
25V
3
335%
R663
23
P3.3
V_M
ICO
M
D15
BAT5
4C
1
25V
10nF
C185
1%R590
24.9
R591
10M
7-B3
8.2K
R587
49-C
3
C586
0.00
7nF
P1.0
5V
Y501
0.03
2768
MHz
14
23
PRTC
_BAT
25V
10nF
C184
25V
P3.3
V
C186
10nF
R659
335%
R575
1M
nost
uff
20K
R196
1%
R662
335%
0R1
43
56.2
1%R144
1%680K
R629
P1.0
5V
2M
NT1
34M
NT2
1
0R5
82
HDR-
2P-S
MD J3
3711
-000
541 1
0R1
42 nost
uff
27.4
R616
1%
56.2
R617
1%
THER
MTR
IP*
AF24
TP1_
DPRS
TP*
AH25
TP2_
DPSL
P*
RTXC
1
SATA
0RXN
AF3
SATA
0RXP
AE3
SATA
0TXN
AG2
SATA
0TXP
AH2
SATA
2RXN
AF7
SATA
2RXP
AE7
SATA
2TXN
AG6
SATA
2TXP
AH6
SATA
LED*
AF18
AH10
SATA
RBIA
SNAG
10SA
TARB
IASP
SATA
_CLK
NAF
1SA
TA_C
LKP
AE1
SMI*
AF23
STPC
LK*
AH22
AF26
LAD3
LAN_
CLK
V3
LAN_
RSTS
YNC
U3 U5LA
N_RX
D0V4
LAN_
RXD1
T5LA
N_RX
D2U7
LAN_
TXD0
V6LA
N_TX
D1V7
LAN_
TXD2
LDRQ
0*AC
3AA
5LD
RQ1*
_GPI
O23
AB3
LFRA
ME*
NMI
AH24
RCIN
*AG
23
RTCR
ST*
AA3
RTCX
2AB
2AB
1
W3
EE_D
OUT
Y2EE
_SHC
LKY1
FERR
*AG
26
AG24
GPI
O49
_CPU
PWRG
D
IDEI
RQAH
16
IGNN
E*AG
22
INIT
*AF
22IN
IT3_
3V*
AG21
INTR
AF25
INTR
UDER
*Y5
INTV
RMEN
W4
IORD
YAG
16
AA6
LAD0
AB5
LAD1
AC4
LAD2
Y6 AH13
DD14
AH14
DD15
AC15
DD2
AG13
DD3
AF13
DD4
AD14
DD5
AC13
DD6
AD12
DD7
AC12
DD8
AE12
DD9
AF12
DDAC
K*AF
16
DDRE
QAE
15
DIO
R*AF
15
DIO
W*
AH15
EE_C
SW
1
EE_D
IN
T2AC
Z_SD
IN1
T3AC
Z_SD
IN2
T1 T4AC
Z_SD
OUT
ACZ_
SYNC
R6
CPUS
LP*
AG27
DA0
AH17
DA1
AE17
DA2
AF17
DCS1
*AE
16DC
S3*
AD16
DD0
AB15
DD1
AE14
DD10
AB13
DD11
AC14
DD12
AF14
DD13
ICH1
-182
801G
BM
0904
-002
053
A20G
ATE
AE22
A20M
*AH
28
ACZ_
BIT_
CLK
U1
ACZ_
RST*
R5
ACZ_
SDIN
0
PRTC
_BAT
R623
10K
1%R2
341K
0.00
7nF
C587
25V
1000
nF-X
5RC2
30
5%1MR628
0 2
CHP3
_SAT
ALED
#
CPU1
_A20
M#
KBC3
_A20
G
CLK1
_SAT
ACL
K1_S
ATA#
SAT1
_TXN
0SA
T1_T
XP0
SAT1
_RXP
0SA
T1_R
XN0
HDA3
_AUD
_SDI
0
CPU1
_INT
RCP
U1_I
NIT#
CPU1
_IG
NNE#
CPU1
_PW
RGDC
PU
CHP3
_RTC
RST#
KBC3
_CPU
RST#
CPU1
_NM
I
LPC3
_LFR
AME#
CPU1
_SM
I#
CPU1
_FER
R#
LPC3
_LAD
(3:0
)
CPU1
_THR
MTR
IP#
CHP3
_RTC
RST#
CPU1
_SLP
#
HDA3
_AUD
_SDO
HDA3
_AUD
_RST
#
HDA3
_AUD
_BCL
KHD
A3_A
UD_S
YNC
CPU1
_DPS
LP#
CPU1
_DPR
STP#
CPU1
_STP
CLK#
8-18
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
18 o
f 55
3 / 5
2 / 5
SPI
GNT
5*
B
ELEC
TRO
NICS
3
3-in
-1
BLUE
TOO
TH
512M
B
Defa
ult :
LPC
Boo
t
D
USB
4 : P
ORT
#2
LPC
MIN
I-CAR
D(W
irele
ss)
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
Inte
rnal
lly A
NDed
with
the
PWRO
K in
put
1
Resis
tor f
or T
est :
Pla
ce S
tuffi
ng O
ptio
n to
min
imize
stu
bs
4
2
GIG
ABIT
LAN
(0 :
Pull D
own
/ 1 :
Defa
ult)
A
3
B
ICH7
-M
USB
6 : H
SDPA
USB
PORT
USB
PORT
HSDP
A
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
A
USB
1 : 3
-IN-1
GPI
O39
SPI B
OO
T
USB
CONF
IG.
C
USB
2 : B
LANK
C
1
WIR
ELES
S LA
N
USB
PORT
D
1
USB
0 : P
ORT
#1
HSDP
A
PCI
BIO
S RE
SET
USB
3 : B
LUET
OO
TH
0
SA
MS
UN
G
256M
B
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
11
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RS
1 (R
107)
USB
7 : C
AMER
A
Mem
ory
Size
Set
ting
1
USB
5 : P
ORT
#3
0
AC c
aps
: PCI
E ne
ed to
be
with
in 2
50m
ils o
f the
driv
er
CAM
ERA
2SA
MSU
NG P
ROPR
IETA
RY
ICH7
BO
OT
BIO
S SE
LECT
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
0 (R
108)
GNT
4*
4
R200
100K
1%
nost
uff
C693
100n
F10
V
0R6
87
RHU002N06Q513
D 3
1G
2S
10K
R620
1%
10V
100n
FC2
51
100n
FC6
9410
V
0R2
35
10K
R258
P3.3
V_AU
X
5%10
KR2
50
R695
1K5%
P3.3
V_AU
X
5%R6
941K
10K
R257
R585
0
R685
10K
R696
1%22.6
7SZ0
8U1
2no
stuf
f
+5 3-
1 24
R621
0
R675
2.2K
RHU002N06Q512
D 3
1G
2S
R630
100K
1%
P3.3
V
10V
C250
100n
F
1KR2
53
0R6
86
USBP
4PL4
USBP
5NL5
USBP
5PM
1US
BP6N
M2
USBP
6PN4
USBP
7NN3
USBP
7P
D1US
BRBI
ASD2
USBR
BIAS
*
VRM
PWRG
DAD
22
WAK
E*F2
0 P5A19
SPKR
C20
SUSC
LK
SUS_
STAT
*A2
7SY
S_RS
T*A2
2
AF20
THRM
*
TP0_
BATL
OW
*C2
1
F1US
BP0N
F2US
BP0P
G4
USBP
1NG
3US
BP1P
H1US
BP2N
H2US
BP2P
J4US
BP3N
J3US
BP3P
K1US
BP4N
K2
PWRO
K
A28
RI*
Y4RS
MRS
T*
AH21
SERI
RQ
B24
SLP_
S3*
D23
SLP_
S4*
F22
SLP_
S5*
SMBA
LERT
*_G
PIO
11B2
3
C22
SMBC
LKB2
2SM
BDAT
A
B25
SMLI
NK0
A25
SMLI
NK1
SPI_
ARB
P1SP
I_CL
KR2
SPI_
CS*
P6
SPI_
MIS
OP2
SPI_
MO
SI
PERP
4
PERP
5P2
5
PERP
6T2
4
E28
PETN
1
G28
PETN
2
J28
PETN
3
L28
PETN
4
PETN
5N2
8
PETN
6R2
8
E27
PETP
1
G27
PETP
2
J27
PETP
3
L27
PETP
4
PETP
5N2
7
PETP
6R2
7
C23
PWRB
TN*
AA4
LAN_
RST*
A26
LINK
ALER
T*
D3O
C0*
C4O
C1*
D5O
C2*
D4O
C3*
OC4
*E5F2
6PE
RN1
H26
PERN
2
K26
PERN
3
M26
PERN
4
PERN
5P2
6
PERN
6T2
5
F25
PERP
1
H25
PERP
2
K25
PERP
3
M25
GPI
O28
GPI
O29
_OC5
*C3
GPI
O30
_OC6
*A2
GPI
O31
_OC7
*B3
GPI
O32
_CLK
RUN*
AG18
GPI
O33
_AZ_
DOCK
_EN*
AC19
GPI
O34
_AZ_
DOCK
_RST
*U2
GPI
O35
_SAT
ACLK
REQ
*AD
21
GPI
O36
_SAT
A2G
PAH
19G
PIO
37_S
ATA3
GP
AE19
GPI
O38
AD20
GPI
O39
AE20
GPI
O6
AC21
GPI
O7
AC18
GPI
O8
E21
GPI
O9
E20
C19
DMI_
ZCO
MP
GPI
O0_
BM_B
USY*
AB18
GPI
O10
A20
GPI
O12
F19
GPI
O13
E19
GPI
O14
R4G
PIO
15E2
2
GPI
O16
_DPR
SLPV
RAC
22
GPI
O18
_STP
PCI*
AC20
GPI
O19
_SAT
A1G
PAH
18
GPI
O20
_STP
CPU*
AF21
GPI
O21
_SAT
A0G
PAF
19 R3G
PIO
24D2
0G
PIO
25
GPI
O26
A21
B21
GPI
O27
E23
DMI0
TXP
Y26
DMI1
RXN
Y25
DMI1
RXP
W28
DMI1
TXN
W27
DMI1
TXP
AB26
DMI2
RXN
AB25
DMI2
RXP
AA28
DMI2
TXN
AA27
DMI2
TXP
AD25
DMI3
RXN
AD24
DMI3
RXP
AC28
DMI3
TXN
AC27
DMI3
TXP
AE28
DMI_
CLKN
AE27
DMI_
CLKP
D25
DMI_
IRCO
MP
C25
ICH1
-382
801G
BM
0904
-002
053
AC1
CLK1
4B2
CLK4
8
V26
DMI0
RXN
V25
DMI0
RXP
U28
DMI0
TXN
U27
R632
10K
100n
FC6
9110
V
P3.3
V
R588
8.2K
P3.3
V_AU
X
8.2K
R627
R682
24.9
P3.3
V_AU
X1%
R684 no
stuf
f5%1K
5%1KR693
P3.3
V
P3.3
V_AU
X
8.2K
R589
R676
2.2K
0R6
31
8.2K
R626
R692
10K
10K
R129
P3.3
V
10K
R132
10V
P3.3
V_AU
X
C692
100n
F
R677
00R7
01
P3.3
V
P3.3
V
C17
REQ
2*E1
3RE
Q3*
AE5
SATA
1RXN
AD5
SATA
1RXP
AG4
SATA
1TXN
AH4
SATA
1TXP
AD9
SATA
3RXN
AE9
SATA
3RXP
AG8
SATA
3TXN
AH8
SATA
3TXP
B10
SERR
*F1
5ST
OP*
F21
TP3
F14
TRDY
*
G7
GPI
O5_
PIRQ
H*
A7IR
DY*
AH20
MCH
_SYN
C*
E10
PAR
A9PC
ICLK
B18
PCIR
ST*
C9PE
RR*
A3PI
RQA*
B4PI
RQB*
C5PI
RQC*
B5PI
RQD*
E11
PLO
CK*
C26
PLTR
ST*
B19
PME*
D7RE
Q0*
C16
REQ
1*
C12
C_BE
1*D1
2C_
BE2*
C15
C_BE
3*
A12
DEVS
EL*
F16
FRAM
E*
E7G
NT0*
D16
GNT
1*D1
7G
NT2*
F13
GNT
3*
D8G
PIO
17_G
NT5*
C8G
PIO
1_RE
Q5*
A13
GPI
O22
_REQ
4*
G8
GPI
O2_
PIRQ
E*F7
GPI
O3_
PIRQ
F*
A14
GPI
O48
_GNT
4*
F8G
PIO
4_PI
RQG
*
D9AD
24B9
AD25
A8AD
26A6
AD27
C7AD
28B6
AD29
F18
AD3
E6AD
30D6
AD31
E16
AD4
A18
AD5
E17
AD6
A17
AD7
A15
AD8
C14
AD9
B15
C_BE
0*
C18
AD1
E14
AD10
D14
AD11
B12
AD12
C13
AD13
G15
AD14
G13
AD15
E12
AD16
C11
AD17
D11
AD18
A11
AD19
A16
AD2
A10
AD20
F11
AD21
F10
AD22
E9AD
23
ICH1
-282
801G
BM
0904
-002
053
E18
AD0
P1.5
V_PC
IE
0R1
280
R130
PLT3
_RST
#
CHP3
_PCI
STP#
CHP3
_CPU
STP#
MCH
3_BM
BUSY
#
USB3
_P2-
USB3
_P2+
SMB3
_CLK
SMB3
_CLK
_S
SMB3
_DAT
ASM
B3_D
ATA_
S
KBC3
_RSM
RST#
KBC3
_WAK
ESCI
#
SPI3
_CLK
SPI3
_CS0
#
SPI3
_MO
SISP
I3_M
ISO
CHP3
_USB
PWRO
N#
ITP3
_DBR
RESE
T#
CHP3
_SAT
ACLK
REQ
#
PEX1
_LAN
_RXN
3PE
X1_L
AN_R
XP3
PEX1
_MIN
ITXN
1PE
X1_M
INIT
XP1
PEX1
_MIN
IRXN
1PE
X1_M
INIR
XP1
PEX1
_MIN
TXP2
PEX1
_MIN
RXN2
PEX1
_MIN
RXP2
PEX1
_LAN
_TXN
3PE
X1_L
AN_T
XP3
USB3
_P3+
USB3
_P6+
USB3
_P3-
PEX1
_MIN
TXN2
PCI3
_DEV
SEL#
PLT3
_RST
_ORG
#
SMB3
_DAT
ASM
B3_C
LK
PCI3
_CLK
RUN#
CHP3
_SER
IRQ
PCI3
_IRD
Y#
PCI3
_TRD
Y#PC
I3_S
TOP#
PCI3
_SER
R#PC
I3_P
LOCK
#PC
I3_P
ERR#
SMB3
_LIN
KALE
RT#
CHP3
_SM
LINK
0CH
P3_S
MLI
NK1
KBC3
_PW
RBTN
#
MCH
3_IC
HSYN
C#
KBC3
_RUN
SCI#
PLT3
_RST
#
CHP3
_BIO
SWP#
THM
3_AL
ERT#
KBC3
_PW
RGD
USB3
_P5-
USB3
_P5+
DMI1
_RXN
0DM
I1_R
XP0
DMI1
_RXN
1DM
I1_R
XP1
DMI1
_TXN
0DM
I1_T
XP0
DMI1
_TXN
1DM
I1_T
XP1
CLK1
_PCI
EICH
#CL
K1_P
CIEI
CH
CHP3
_SUS
STAT
#
PLT3
_RST
_ORG
#
VRM
3_CP
U_PW
RGD
CHP3
_CPU
STP#
CHP3
_PCI
STP#
KBC3
_EXT
SMI#
USB3
_P0-
USB3
_P0+
USB3
_P1-
USB3
_P1+
USB3
_P4-
USB3
_P4+
PCI3
_INT
E#
PCI3
_INT
H#
AUD3
_SPK
R
SMB3
_ALE
RT#
CLK3
_USB
48CL
K3_I
CH14
CHP3
_SLP
S3#
CHP3
_SLP
S5#
CHP3
_SLP
S4#
CHP3
_DPR
SLPV
R
PCI3
_REQ
2#
PCI3
_REQ
3#
CLK3
_PCL
KICH
PCI3
_INT
A#PC
I3_I
NTB#
PCI3
_INT
C#PC
I3_I
NTD#
PCI3
_INT
F#PC
I3_I
NTG
#
PCI3
_GNT
3#
USB3
_P6-
USB3
_P7-
USB3
_P7+
PCI3
_FRA
ME#
PCI3
_REQ
0#
PCI3
_REQ
1#
8-19
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
19 o
f 55
4 / 5
near
by P
in M
18, U
18
near
by G
10
with
in 1
00 m
ils
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
D
near
by F
6
ELEC
TRO
NICS
Dist
ribut
e in
PCI
sec
tion
ICH7
-M
with
in 1
00 m
ils
with
in 1
00 m
ils
with
in 1
00 m
ils
1
with
in 1
00 m
ils
with
in 1
00 m
ils
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RS
3
near
by P
in J
7
1
near
by A
C10
2
with
in 1
00 m
ils
A
near
by P
in A
E23,
AH2
6
A
near
by P
in V
5
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
B
SAM
SUNG
PRO
PRIE
TARY
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
4
3
near
by P
in C
24, G
19, K
5, M
6
SA
MS
UN
G
with
in 1
00 m
ils
with
in 1
00 m
ilswi
thin
100
mils
D
with
in 1
00 m
ils
2
4
C
near
by A
G28
with
in 1
00m
ils
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
with
in 1
00 m
ils
C
with
in 1
00 m
ils
B
near
by D
28, T
28, A
D28
near
by P
in A
G9,
F17
P1.5
V_PC
IE
P1.0
5V
C696
100n
F10
V
C695
100n
F10
V
P1.5
V
C620
100n
F
P3.3
V 10V
10V
10V
100n
FC6
60
W7
VCCS
US3_
3_VC
CLAN
3_3_
4R7
VCCS
US3_
3_VC
CSUS
HDA
C1VC
CUSB
PLL
AE23
V_CP
U_IO
_1AE
26V_
CPU_
IO_2
AH26
V_CP
U_IO
_3
C700
100n
F
L7VC
CSUS
3_3_
15M
6VC
CSUS
3_3_
16M
7VC
CSUS
3_3_
17N7
VCCS
US3_
3_18
P7VC
CSUS
3_3_
19
C24
VCCS
US3_
3_2
D19
VCCS
US3_
3_3
D22
VCCS
US3_
3_4
E3VC
CSUS
3_3_
5G
19VC
CSUS
3_3_
6VC
CSUS
3_3_
7K3 K4
VCCS
US3_
3_8
K5VC
CSUS
3_3_
9
V1VC
CSUS
3_3_
VCCL
AN3_
3_1
V5VC
CSUS
3_3_
VCCL
AN3_
3_2
W2
VCCS
US3_
3_VC
CLAN
3_3_
3
AG15
VCC3
_3_9
U6VC
C3_3
_VCC
HDA
AG28
VCCD
MIP
LL
W5
VCCR
TC
AD2
VCCS
ATAP
LL
C28
VCCS
US1_
05_1
G20
VCCS
US1_
05_2
K7VC
CSUS
1_05
_3
AA2
VCCS
US1_
05_V
CCLA
N1_0
5_1
Y7VC
CSUS
1_05
_VCC
LAN1
_05_
2
A24
VCCS
US3_
3_1
VCCS
US3_
3_10
K6 L1VC
CSUS
3_3_
11L2
VCCS
US3_
3_12
L3VC
CSUS
3_3_
13L6
VCCS
US3_
3_14
B16
VCC3
_3_1
3B2
7VC
C3_3
_14
B7VC
C3_3
_15
C10
VCC3
_3_1
6D1
5VC
C3_3
_17
F9VC
C3_3
_18
G11
VCC3
_3_1
9
AA7
VCC3
_3_2
G12
VCC3
_3_2
0G
16VC
C3_3
_21
AB12
VCC3
_3_3
AB20
VCC3
_3_4
AC16
VCC3
_3_5
AD13
VCC3
_3_6
VCC3
_3_7
AD18
AG12
VCC3
_3_8
U23
VCC1
_5_B
_47
V22
VCC1
_5_B
_48
V23
VCC1
_5_B
_49
AC23
VCC1
_5_B
_5
W22
VCC1
_5_B
_50
W23
VCC1
_5_B
_51
Y22
VCC1
_5_B
_52
Y23
VCC1
_5_B
_53
AC24
VCC1
_5_B
_6AC
25VC
C1_5
_B_7
AC26
VCC1
_5_B
_8AD
26VC
C1_5
_B_9
A5VC
C3_3
_1
AG19
VCC3
_3_1
0AH
11VC
C3_3
_11
VCC3
_3_1
2B1
3
N22
VCC1
_5_B
_32
N23
VCC1
_5_B
_33
P22
VCC1
_5_B
_34
P23
VCC1
_5_B
_35
R22
VCC1
_5_B
_36
R23
VCC1
_5_B
_37
R24
VCC1
_5_B
_38
R25
VCC1
_5_B
_39
AB23
VCC1
_5_B
_4
R26
VCC1
_5_B
_40
T22
VCC1
_5_B
_41
T23
VCC1
_5_B
_42
T26
VCC1
_5_B
_43
T27
VCC1
_5_B
_44
T28
VCC1
_5_B
_45
U22
VCC1
_5_B
_46
F23
VCC1
_5_B
_18
F24
VCC1
_5_B
_19
AA23
VCC1
_5_B
_2
G22
VCC1
_5_B
_20
G23
VCC1
_5_B
_21
H22
VCC1
_5_B
_22
H23
VCC1
_5_B
_23
J22
VCC1
_5_B
_24
J23
VCC1
_5_B
_25
K22
VCC1
_5_B
_26
K23
VCC1
_5_B
_27
L22
VCC1
_5_B
_28
L23
VCC1
_5_B
_29
AB22
VCC1
_5_B
_3
M22
VCC1
_5_B
_30
M23
VCC1
_5_B
_31
T7VC
C1_5
_A_3
0
AB7
VCC1
_5_A
_4AB
8VC
C1_5
_A_5
AB9
VCC1
_5_A
_6AC
10VC
C1_5
_A_7
AC17
VCC1
_5_A
_8AC
6VC
C1_5
_A_9
AA22
VCC1
_5_B
_1
AD27
VCC1
_5_B
_10
AD28
VCC1
_5_B
_11
D26
VCC1
_5_B
_12
D27
VCC1
_5_B
_13
D28
VCC1
_5_B
_14
E24
VCC1
_5_B
_15
E25
VCC1
_5_B
_16
E26
VCC1
_5_B
_17
AF10
VCC1
_5_A
_16
AF5
VCC1
_5_A
_17
AF6
VCC1
_5_A
_18
AF9
VCC1
_5_A
_19
AB10
VCC1
_5_A
_2
AG5
VCC1
_5_A
_20
AG9
VCC1
_5_A
_21
AH5
VCC1
_5_A
_22
AH9
VCC1
_5_A
_23
F17
VCC1
_5_A
_24
G17
VCC1
_5_A
_25
H6VC
C1_5
_A_2
6H7
VCC1
_5_A
_27
J6VC
C1_5
_A_2
8J7
VCC1
_5_A
_29
AB17
VCC1
_5_A
_3
L12
VCC1
_05_
2
V18
VCC1
_05_
20
L14
VCC1
_05_
3L1
6VC
C1_0
5_4
L17
VCC1
_05_
5L1
8VC
C1_0
5_6
M11
VCC1
_05_
7M
18VC
C1_0
5_8
P11
VCC1
_05_
9
A1VC
C1_5
_A_1
AC7
VCC1
_5_A
_10
AC8
VCC1
_5_A
_11
AD10
VCC1
_5_A
_12
AD6
VCC1
_5_A
_13
AE10
VCC1
_5_A
_14
AE6
VCC1
_5_A
_15
ICH1
-4
AD17
V5RE
F_1
G10
V5RE
F_2
F6V5
REF_
SUS
L11
VCC1
_05_
1
P18
VCC1
_05_
10T1
1VC
C1_0
5_11
T18
VCC1
_05_
12U1
1VC
C1_0
5_13
U18
VCC1
_05_
14V1
1VC
C1_0
5_15
V12
VCC1
_05_
16V1
4VC
C1_0
5_17
V16
VCC1
_05_
18V1
7VC
C1_0
5_19
100n
FC6
17
0904
-002
053
8280
1GBM
10V
P5.0
V
10V
C624
C619
100n
F
C727
10V
100n
F
10V
10V
100n
F
C698
C623
100n
F
10V
100n
F
C667
10V
100n
FC6
66
C668
10V
100n
F
10V
100n
F
10V
100n
FC6
63
C701
100n
F10
V
10V
100n
FC6
65
1 3
10nF
C182
25V
B518
BLM
18PG
181S
N1
D507
BAT5
4
10V
P1.5
V
P1.5
V
C626
100n
F
P1.5
V
10V
C616
100n
F P1.5
V
P3.3
V
1000
nF6.
3V
P3.3
V
C659
100n
F10
V
P3.3
V_AU
X
C697
100n
F10
V
C704
1000
nFC6
21
P3.3
V
PRTC
_BAT
25V
10V
C703
100n
F
10V
C614
100n
F
10V
P3.3
V
6.3VC5
8347
00nF
100n
FC6
99
C662
100n
F
10V
10V
P3.3
V_AU
X
100n
FC6
15
BAT5
4D5
091 3
R579
2.2
R689
100
1%
P3.3
V
P1.0
5V
1%10R707
100n
FC5
85
P3.3
V_AU
X
2.5V330u
FEC
513
10V
10V
P1.5
V
AL
100n
FC7
02
C622
100n
F
P5.0
V_AU
X
10V
100n
FC6
64
B511
BLM
18PG
181S
N1
100n
FC6
25
10V
10V
P1.5
V
1uH
L505
10V
100n
FC6
58
6.3V
1000
0nF
C613
R580
2.2
P3.3
V_AU
X
AD2.5V220u
FEC
9
8-20
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
20 o
f 55
5 / 5
No R
eboo
t
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RS
B
CHP3
_SPK
RNo
Stu
ff
13
DD
ICH7
-M
3
Func
tion
Defa
ult
ICH7
-M O
ptio
ns
4
A
2
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
AC97
_SDO
UT
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL Sa
fe M
ode
2
Wak
e on
PCI
-E, O
D, P
ull-u
p to
ALW
AYS
powe
r
A
1
C
TBD
ELEC
TRO
NICS
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
SA
MS
UN
G
C
B
4SA
MSU
NG P
ROPR
IETA
RY
1%
nost
uff
1KR2
59
H24
VSS_98H27VSS_99H28
R178
10K
F28VSS_83 F3
VSS_84 F4VSS_85 F5VSS_86 G1VSS_87 G14VSS_88 G18VSS_89 G2
VSS_
9AB
16
VSS_90 G21
VSS_91 G24VSS_92 G25VSS_93 G26VSS_94 G5VSS_95 G6VSS_96 G9VSS_97
C27
VSS_
69C6
VSS_
7AB
11
VSS_
70D1
0VS
S_71
D13
VSS_72 D18VSS_73 D21VSS_74 D24VSS_75 E1VSS_76 E15
VSS_77 E2VSS_78 E4VSS_79 E8
VSS_
8AB
14
VSS_80 F12VSS_81 F27VSS_82
AH1
VSS_
54AH
12VS
S_55
AH23
VSS_
56AH
27VS
S_57
AH3
VSS_
58AH
7VS
S_59
B1
VSS_
6AA
26
VSS_
60B1
1
VSS_
61B1
4VS
S_62
B17
VSS_
63B2
0VS
S_64
B26
VSS_
65B2
8VS
S_66
B8VS
S_67
C2
VSS_
68
AF11
VSS_
4AA
24
VSS_
40AF
2VS
S_41
AF27
VSS_
42AF
28VS
S_43
AF4
VSS_
44AF
8VS
S_45
AG1
VSS_
46AG
11
VSS_
47AG
14VS
S_48
AG17
VSS_
49AG
20
VSS_
5AA
25
VSS_
50AG
25VS
S_51
AG3
VSS_
52AG
7VS
S_53
AD19
VSS_
25AD
23VS
S_26
AD3
VSS_
27AD
4
VSS_
28AD
7VS
S_29
AD8
VSS_
3AA
1
VSS_
30AE
11VS
S_31
AE13
VSS_
32AE
18
VSS_
33AE
2VS
S_34
AE21
VSS_
35AE
24VS
S_36
AE25
VSS_
37AE
4VS
S_38
AE8
VSS_
39
V27
VSS_
186
V28
W24
VSS_
187
VSS_
188
W25
VSS_
189
W26
VSS_
19AC
5
VSS_
190
W6
VSS_
191
Y24
VSS_
192
Y27
VSS_
193
Y28
Y3VS
S_19
4
VSS_
2A4
VSS_
20AC
9
VSS_
21AD
1VS
S_22
AD11
VSS_
23AD
15VS
S_24
T6VS
S_17
1U1
2U1
3VS
S_17
2VS
S_17
3U1
4VS
S_17
4U1
5VS
S_17
5U1
6VS
S_17
6U1
7
VSS_
177
U24
VSS_
178
U25
VSS_
179
U26
AC2
VSS_
18
VSS_
180
U4VS
S_18
1V1
3VS
S_18
2V1
5VS
S_18
3V2
VSS_
184
V24
VSS_
185
R11
VSS_
157
R12
R13
VSS_
158
VSS_
159
R14
VSS_
16AB
6
VSS_
160
R15
VSS_
161
R16
VSS_
162
R17
VSS_
163
R18
VSS_
164
T12
T13
VSS_
165
VSS_
166
T14
VSS_
167
T15
VSS_
168
T16
VSS_
169
T17
VSS_
17AC
11
VSS_
170
N26
VSS_
142
N5 N6VS
S_14
3VS
S_14
4P1
2VS
S_14
5P1
3VS
S_14
6P1
4VS
S_14
7P1
5VS
S_14
8P1
6VS
S_14
9P1
7
VSS_
15AB
4
P24
VSS_
150
VSS_
151
P27
VSS_
152
P28
VSS_
153
P3VS
S_15
4P4
VSS_
155
R1
VSS_
156
M4
VSS_
128
M5
N1VS
S_12
9
VSS_
13AB
27
VSS_
130
N11
VSS_
131
N12
VSS_
132
N13
VSS_
133
N14
VSS_
134
N15
VSS_
135
N16
N17
VSS_
136
VSS_
137
N18
VSS_
138
N2VS
S_13
9N2
4VS
S_14
AB28
VSS_
140
N25
VSS_
141
L13VSS_113L15
L24 VSS_114VSS_115L25VSS_116L26
VSS_117M12VSS_118M13VSS_119M14
VSS_
12AB
24
VSS_120M15M16 VSS_121
VSS_122M17VSS_123M24
VSS_
124
M27
VSS_
125
M28
VSS_
126
M3
VSS_
127
VSS_
1A2
3
AB19
VSS_
10
VSS_100H3VSS_101H4VSS_102H5
VSS_103J1VSS_104J2VSS_105J24VSS_106J25
J26 VSS_107VSS_108J5VSS_109K24
VSS_
11AB
21
VSS_110K27VSS_111K28VSS_112
ICH1
-582
801G
BM
0904
-002
053
R255
2.2K
10K
R274
R272
10K
R264
10K
10K
R690
P3.3
V_AU
X
10K
R261
10K
R269
R619
10K
10K
R252
R276
10K
R262
10K
R688
10K
R266
10K
R271
10K
nost
uff
R661
10K
P3.3
V
R273
10K1%
R263
10K
R251
10K
1KR1
55
10K
R277
P3.3
V_AU
X
10K
R691
10K
R618
R270
10K
2.2K
R256
R260
10K
10K
R267
P3.3
V
10K
R622
10K
R254
10K
R275
10K
R683
10K
R268
KBC3
_A20
G
PCI3
_INT
H#
SMB3
_LIN
KALE
RT#
PCI3
_GNT
3#R2
651K
PCI3
_PLO
CK#
PCI3
_DEV
SEL#
PCI3
_PER
R#
PCI3
_CLK
RUN#
KBC3
_CPU
RST#
AUD3
_SPK
RHD
A3_A
UD_S
DO
SMB3
_DAT
ASM
B3_C
LK
PEX3
_WAK
E#
PCI3
_INT
F#PC
I3_I
NTG
#
PCI3
_INT
E#
CHP3
_SM
LINK
0CH
P3_S
MLI
NK1
SMB3
_ALE
RT#
PCI3
_STO
P#PC
I3_S
ERR#
PCI3
_IRD
Y#PC
I3_T
RDY#
PCI3
_INT
B#PC
I3_I
NTC#
PCI3
_INT
D#
PCI3
_REQ
0#PC
I3_R
EQ1#
PCI3
_REQ
2#PC
I3_R
EQ3#
PCI3
_INT
A#
PCI3
_FRA
ME#
CHP3
_SER
IRQ
8-21
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
21 o
f 55
1
DD
SAM
SUNG
PRO
PRIE
TARY
1
For E
MI
B
CC
Plac
e ne
arby
PIN
23,
PIN
64
Plac
e ne
arby
PIN
33,
PIN
39
Pin
Com
patib
le w
ith 8
8E80
40 (1
205-
0033
99)
ELEC
TRO
NICS
A
Mar
vell 8
8E80
40
SA
MS
UN
G
Plac
e cr
ysta
l with
in 0
.75i
nche
s fro
m L
AN c
hip.
from
con
duct
ive m
ater
ial
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.DO
NOT
DIS
CLOS
E TO
OR
DUPL
ICAT
E FO
R OT
HERS
3
A
Need
at l
east
2.5
mm
or m
ore
clear
ance
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
Trac
e wi
dth
12m
ils
B
4
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
2 2
4
3
R61
4.7K
1% 75 R505
50V
C44
1nF
1nF
C48
50V
R42
392
4.7K
R64
1%
C524
10V
C30
100n
F
1
YELL
OW
+11 12
YELL
OW
-
P3.3
V_AU
X
10V
100n
F
3722
-002
713
9G
REEN
+G
REEN
-10 13
MNT
114
MNT
2
8TR
D1+
TRD1
-76
TRD2
+
TRD2
-3
TRD3
+54
TRD3
-
2TR
D4+
TRD4
-
LFE8
423
1RD
+
RD-
23RD
CT
16RX
+
RX-
1514RX
CT
7TD
+
TD-
8TD
CT6
10TX
+
TX-
9TX
CT11
J503
JACK
-LAN
-8P-
LED
2603
-000
099
LT1
C53
4700
nF-X
5R10
V
10V
4700
nF-X
5RC4
9
R63
4.7K
Y1
2801
-004
517
25M
Hz
12
P3.3
V
10V
100n
FC6
8
C45
100n
F10
V
75 R5031%
C32
0.01
5nF
50V
10V
C502 10
0nF
P2.5
V_LA
N
10VC504 100nF
10V
C66
100n
F
R500
221
1%
C33
0.01
5nF
50V
1VD
DO_T
TL4
61
VDDO
_TTL
58
VMAI
N_AV
LBL
47
VPD_
CLK
38VP
D_DA
TA41
WAK
E#6
XTAL
I15
XTAL
O14
VDD2
44
VDD2
564
VDD3
39VD
D433
VDD5
13VD
D67
VDD7
2
VDD8
58
VDDO
_TTL
145
VDDO
_TTL
240
VDDO
_TTL
3
21RX
P20
SWIT
CH_V
AUX
9SW
ITCH
_VCC
11
TEST
MO
DE46
THER
MAL
65
TSTP
T29
TXN
18TX
P17
VAUX
_AVL
BL12
VDD1
4853PC
IE_R
XP54
PCIE
_TXN
50PC
IE_T
XP49
PD_1
23
PD_2
54
PERS
T#5
PU_V
DDO
_TTL
43
REFC
LKN
56RE
FCLK
P55
RSET
16
RXN
NC13
27
NC14
62
NC2
35NC
334
NC4
36
NC5
32NC
628
NC7
22
NC8
57
NC9
23
PCIE
_RXN
42
HSDA
CN25
HSDA
CP24
LED_
ACT#
59
LED_
LINK
#63
LED_
SPEE
D#60
LOM
_DIS
ABLE
#10
NC1
37
NC10
30
NC11
31NC
1226
1205
-003
399
88E8
040-
A0-N
NC-1
-C00
U4 AVDD
152
AVDD
251
AVDD
L19
CLKR
EQ#
R504751%
10V
C67
100n
F
C51
100n
F10
V
P1.2
V_LA
N
C69
100n
F10
V10
V
P3.3
V_AU
X
50V
C29
1nF
C47
100n
F
R514751%
50V
C31
1nF
10V
221
R539
C50
100n
F
1.5K
R41
1%
1%
P3.3
V
100nFC52510V
10V
100n
FC5
23
P2.5
V_LA
N
P3.3
V_AU
X
C52
100n
F10
V
P3.3
V_AU
X
1nF
C9 3KV
R62
0LA
N3_A
CTLE
D#LA
N3_L
INK1
0_10
0#
LAN3
_MDI
1P
LAN3
_MDI
0PLA
N3_M
DI0N
LAN3
_MDI
1N
LOM
3_CL
KREQ
#
PEX1
_LAN
_RXP
3PE
X1_L
AN_R
XN3
LAN3
_ACT
LED#
LAN3
_LIN
K10_
100#
PEX3
_WAK
E#
PEX1
_LAN
_TXN
3PE
X1_L
AN_T
XP3
CLK1
_PCI
ELO
M#
CLK1
_PCI
ELO
M
PLT3
_RST
#
8-22
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
22 o
f 55
near
by S
B
Plac
e th
ese
R-Sh
ort o
n ju
st o
ppos
ite s
ide
of th
e CO
DEC.
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.DO
NOT
DIS
CLOS
E TO
OR
DUPL
ICAT
E FO
R OT
HERS
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
BOTT
OM
MIC
_B
ELEC
TRO
NICS
AA
B
H/P_
A
B
ALL
TYPE
IS 1
608 SA
MS
UN
G
4 4
3 3
2 2
C
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
CD
1 1
D
SAM
SUNG
PRO
PRIE
TARY
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL PC
BEE
P
D505
BAT5
4A
31
2
2200
nFC6
42
1203
-003
344
MIC
5252
-4.7
5BM
5U5
07
4BY
PASS
3ENG
ND2
IN1
5O
UT
10V
10V
C635
C589
1000
nF6.
3V
1000
0nF-
X5R
INST
PAR
SHO
RT51
0
G_A
UD
1%1KR148
SHO
RT50
9IN
STPA
R
G_A
UD
10V
C217
2200
nF
G_A
UD
INST
PAR
SHO
RT50
4
C216
100n
F10
V
R640
0
25V
C194
G_A
UD4.7n
F
R639
0
8SD
ATA-
OUT
5
SENS
EA13
SENS
EB34
SPDI
FO1
48SP
DIFO
24510
SYNC
VREF
2741
MIC
1-L_
PORT
-B-L
21M
IC1-
R_PO
RT-B
-R22
MIC
1-VR
EFO
28
MIC
2-L_
PORT
-F-L
16M
IC2-
R_PO
RT-F
-R17
MIC
2-VR
EFO
19
MO
NO-O
UT37
NC43
PC_B
EEP
1211RE
SET#
SDAT
A-IN
40JD
REF
LINE
1-L_
PORT
-C-L
23LI
NE1-
R_PO
RT-C
-R24
LINE
1-VR
EFO
18
LINE
2-L_
PORT
-E-L
14LI
NE2-
R_PO
RT-E
-R15
LINE
2-VR
EFO
20
LOUT
1-L_
PORT
-D-L
35LO
UT1-
R_PO
RT-D
-R36
LOUT
2-L_
PORT
-A-L
39LO
UT2-
R_PO
RT-A
-R
46DM
IC-C
LK3_
444
DVDD
1
DVDD
-IO9
DVSS
_14
DVSS
_27
EAPD
47
GPI
O0_
DMIC
01_2
2
GPI
O1_
DMIC
-3_4
3
HPO
UT-L
_PO
RT-I-
L33
HPO
UT-R
_PO
RT-I-
R32
25AV
DD1
AVDD
238
AVSS
126 42
AVSS
2
BCLK
6
CBN
30CB
P29
CPVE
E31
DMIC
-CLK
1_2
U508
ALC2
72-G
R
1205
-003
526
10nF
C558
6.3V
1000
nFC1
93
25V
1%33
R641
10V
1%4.
7KR6
03
100n
FC6
41 10V
C593
100n
F
P4.7
5V_A
UD
P4.7
5V_A
UD
6.3V
C634
1000
nF-X
5R
C643
10nF
25V
nost
uff
10V
C636
1000
0nF-
X5R
P4.7
5V_A
UD
C669
0.01
5nF
50V
1%20K
R149
C717
10nF
25V
100n
FC5
92
10V
C671
1000
0nF
G_A
UDG
_AUD
6.3V
100n
FC2
15
10V
G_A
UD
P5.0
V_AU
D
100n
F10
V
C637
INST
PAR
100n
FC6
7210
V
SHO
RT50
5
R147
1K1%
6.3V
C591
1000
nF6.
3V10
00nF
C590
R644
20K
1%
G_A
UD
3D
G 1S
2
G_A
UD
Q16
RHU0
02N0
6
G_A
UD
P3.3
V
6.3V
1000
nFC5
88
G_A
UD
R602
4.7K
1%
10V
C195
1000
0nF-
X5R
G_A
UD
SHO
RT50
6IN
STPA
R
INST
PAR
SHO
RT50
7
1%1%
20K
R596
G_A
UD
5.1K
R645
HDA3
_AUD
_SYN
CHD
A3_A
UD_R
ST#
AUD3
_BEE
P
AUD3
_GPI
O0#
AUD3
_GPI
O1#
AUD5
_SEN
S_HP
#AU
D5_S
ENS_
MIC
#
AUD5
_MIC
2_RI
GHT
AUD5
_MIC
2_LE
FT
HDA3
_AUD
_SDI
0AU
D5_H
P_O
_LEF
TAU
D5_H
P_O
_RIG
HT
AUD5
_MIC
1_VR
EF_R
IGHT
AUD5
_MIC
1_VR
EF_L
EFT
AUD5
_MIC
2_VR
EF
AUD3
_SPK
R
AUD3
_BEE
P
AUD5
_LIN
E_O
_LEF
TAU
D5_L
INE_
O_R
IGHT
AUD5
_MIC
1_VR
EF_R
IGHT
AUD5
_MIC
1_VR
EF_L
EFT
HDA3
_AUD
_BCL
KHD
A3_A
UD_S
DO
8-23
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
23 o
f 55
10dB
01
10
1
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RS
1
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
0
D
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
3
GAI
N0
C
D
A
B
2
1
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
0
B
C
SA
MS
UN
GEL
ECTR
ONI
CS
A
3
2
GAI
N1
15.6
dB
21.6
dB
SAM
SUNG
PRO
PRIE
TARY
4 41
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
INTE
RNAL
STE
REO
SPE
AKER
S
10dB
GAI
N
6dB
P5.0
V_AM
P
10V G_A
UD
10K
1%C675100nF
P5.0
V_AM
P
R700
nostuff
100K R6681%
nost
uff
C707
1nF
50V
RHU0
02N0
6Q
515
D3
G 12
S
G_A
UD
10V
C670
1000
0nF-
X5R
BLM
18PG
181S
N1B5
20
3711
-000
456
J519
HDR-
4P-1
R-SM
D1 2 3 4 M
NT1
5 6M
NT2
B521
BLM
18PG
181S
N1
C677100nF10V nostuff
R643100K1%
nost
uff
50V
1nF
C706
C638
100n
F10
V
P5.0
V_AU
D
G_A
UD
INST
PAR
SHO
RT51
1
1nF
C708
G_A
UD
nost
uff
50V
G_A
UD
10V100nF C640
BLM
18PG
181S
N1B5
22
50V
nost
uff
C709
1nF
0 R642 nostuff
10V
1000
0nF-
X5R
C716
10V
C674
100n
F
THER
M21
VDD
16
P5.0
V_AM
P
10V
C673
1000
0nF-
X5R
GND
11
GND
211
GND
313 20
GND
4
LIN+
9LI
N-5
LOUT
+4
LOUT
-8 12
NC
6PV
DD1
15PV
DD2
7RI
N+RI
N-17
18RO
UT+
14RO
UT-
SHDN
*19
1201
-001
991
TPA6
017A
2U5
09
10BY
PASS
2G
AIN0
GAI
N13
100n
FC7
14
16V
10V
B519
BLM
18PG
181S
N1
C676470nF10
V10
0nF
C639
1%1KR6
99
100n
F
G_A
UD
R6670
10V
C715
SHO
RT51
2IN
STPA
R
AUD3
_SHD
N#
AUD5
_LIN
E_O
_RIG
HT
AUD5
_LIN
E_O
_LEF
T
SPK5
_R+
SPK5
_R-
SPK5
_L+
SPK5
_L-
AUD3
_SHD
N#
AUD3
_GPI
O0#
KBC3
_SPK
MUT
E
SPK5
_L+
SPK5
_L-
SPK5
_R+
SPK5
_R-
8-24
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
24 o
f 55B
ELEC
TRO
NICS
AA
B
D
CC
D
2
14 4
3 3
2
1
SAM
SUNG
PRO
PRIE
TARY
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.DO
NOT
DIS
CLOS
E TO
OR
DUPL
ICAT
E FO
R OT
HERS
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
It sh
ould
be
plac
ed n
ear t
he c
odec
Inte
rnal
MIC
SA
MS
UN
G
B523
BLM
18PG
181S
N1
10nF
G_A
UDG
_MIC
C711
25V
0R6
97
INST
PAR
SHO
RT4
SHO
RT5
INST
PAR
C264
P5.0
V_AU
D
INST
PAR
SHO
RT3
P5.0
V 10V
2200
nF
47nF
G_M
IC
2.2KR5
97
50V
C713
50V
G_M
IC
C712
0.1n
F
SHO
RT50
8IN
STPA
R
25V
INST
PAR
SHO
RT50
2
R698
330
C710
10nF
MNT
1M
NT2
4
AUD5
_MIC
2_VR
EF
AUD5
_MIC
2_LE
FT
AUD5
_MIC
2_RI
GHT
HDR-
2P-1
RJ5
20
3711
-002
162
123
8-25
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
25 o
f 55
R L
R L
HEAD
PHO
NE
Conn
ect t
o M
ount
-hol
e.
HP d
epop
circ
uit
SA
MS
UN
G
4
The
trace
s le
d to
Aud
io J
acks
hav
e th
e wi
dth
over
10m
il
4
B
C
ELEC
TRO
NICS
AA
B
1
C
DD
2 2
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.DO
NOT
DIS
CLOS
E TO
OR
DUPL
ICAT
E FO
R OT
HERS
3 3
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
1
SAM
SUNG
PRO
PRIE
TARY
MIC
JAC
K
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
B506
BLM
18PG
181S
N1
C570 1n
F50
V
50V
1nF C565
R604
330
330
R605
3722
-002
544
J511
JACK
-PHO
NE-6
P
12345 6
JACK
-PHO
NE-6
P
12345 6
3722
-002
545
J510
3D
G 1S
2
1%R1
5110
K
G_A
UD
Q19
RHU0
02N0
6R1
501K
1%
1%R6
0056
.2
P3.3
V
1%
MM
BT39
04Q
171
3 2
56.2
R599
13 2
Q18
MM
BT39
04
50V
G_A
UD
0.1n
FC5
68
BLM
18PG
181S
N1B5
08
C569 50
V0.
1nF
BLM
18PG
181S
N1B5
09
G_A
UD20K
20K
R601
132
R598
Q15
DTA1
14YU
A
R124
1K1%1% 1KR1
23
G_A
UD
50V 0.1nF C567
C5660.1nF50V
BLM
18PG
181S
N1B5
07
AUD3
_GPI
O1#
KBC3
_SPK
MUT
E
AUD5
_HP_
O_R
IGHT
AUD5
_HP_
O_L
EFT
AUD5
_MIC
1_VR
EF_R
IGHT
AUD5
_MIC
1_VR
EF_L
EFT
AUD5
_SEN
S_M
IC#
AUD5
_SEN
S_HP
#
8-26
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
26 o
f 55
ELEC
TRO
NICS
AA
BB
CC
DD
4 4
32 2
1 1
SAM
SUNG
PRO
PRIE
TARY
3
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.DO
NOT
DIS
CLOS
E TO
OR
DUPL
ICAT
E FO
R OT
HERS
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
For E
BL.
SA
MS
UN
G
SI23
07BD
S-T1
-E3
Q8 D3
1G
2 S
1%10
KR5
0
P3.3
V
28293
3045
67
89 M
NT1
31 32M
NT214
1516
1718
19
2 2021
2223
2425
2627HD
R-30
P-2R
-SM
D-M
NTJ5
07
3711
-006
896
1
1011
1213
D3
1G
2S
150K
R51
1% RHU0
02N0
6Q
7
3 D
G1S2
25V
C34
100n
FP3.3
V
LCD_
VDD3
.3V
Q11
SI23
15BD
S-T1
3D
G 1S
2
Q10
RHU0
02N0
6
5%
R5182.2K
0R5
43
1%10
0K
LCD_
VDD3
.3V
1%R69
200K
R71
R542
0
U651
.1K
1%
P5.0
V R53
0
100K
R540
1%
100n
FC3
7
25V
C11
100n
F10
00nF
-X5R
C36
25V
P3.3
V
1000
nFC3
5
6.3V
P3.3
V
0R5
5
P3.3
V_AU
X
R54
0
1%100K
R541
P5.0
V_LE
D
1%51
.1K
R52
5 + 3-
1 24
1%R7
010
K
7SZ0
8U5
02
B5BLM18PG181SN1
P5.0
V_LE
D
100n
FC3
8
10V
C60
10V
2.2K R519
330n
F
LCD3
_EDI
D_CL
K
LCD3
_BKL
TON
P5.0
V_AL
W
LCD3
_BKL
TON
KBC3
_BKL
TON
MCH
3_LC
D_BK
LTEN
MCH
3_LC
D_ED
ID_C
MCH
3_LC
D_ED
ID_D
LCD3
_EDI
D_DA
TALC
D3_E
DID_
CLK
MCH
3_LC
D_VD
DEN
LCD1
_ACL
K#LC
D1_A
DATA
1
LCD1
_ACL
K
LCD3
_BRI
T
LCD1
_ADA
TA2
LCD1
_ADA
TA2#
LCD1
_ADA
TA0
LCD3
_EDI
D_DA
TA
LCD1
_ADA
TA1#
LCD1
_ADA
TA0#
8-27
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
27 o
f 55
2
1 1
SAM
SUNG
PRO
PRIE
TARY
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
2
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.DO
NOT
DIS
CLOS
E TO
OR
DUPL
ICAT
E FO
R OT
HERS
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
Slop
e=-5
.9m
V/A
CPU
VRM
PO
WER
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
SA
MS
UN
GEL
ECTR
ONI
CS
ACC A
BD
BD
4 4
3 3
G_C
PU
1%5.11
KR5
20
50VC5
050.
47nF
R515
10K
1%
1%13K
R517
EC50
347
0uF
2V AL
50VC1
50.
047n
F
50V
nost
uff
1%R524
10K
C22
1nF
R25
10
nost
uff
nost
uff
10R24
1%
nost
uff
1%
CPU_
CORE
VCCA
VCCA
10R12
1%
nost
uff
G_C
PU25
V
0R2
2
R521
100K
C13
1000
nF
31
2
1%
R14
10K
D3BA
T54A
1%
1%30.1
KR5
06
25V
1000
nFC1
8
1W1%
0.00
3R5
25
4VI
D33
VID4
VID5
21VI
D6
11VREF
VRTT*32
SIQ
1045
-1R8
PF
1.8u
HL5
04
24EN
ERROUT 14
18FB
+17
FB-
33GND9HYS
PWRGD25 RAM
P23
SS 16
30 TG
TTRI
P21
27 V5 VCCA 13
VID0
7VI
D16
VID2
5SC
454M
LTRT
12AGND28 BG
31 BST
CLKEN*26
CLSET 10
CS+
20 19CS
-
15DAC
22DP
RSL
DPRS
TP*
8
DRN29
ALEC50
1
25V
68uF
1203
-004
072
U1
R20
20K
1%
CPU_
CORE
50V
C17
0.04
7nF
C19
1000
nF25
V
2KR523
1%
R23 10 1%
INST
PAR
SHO
RT50
0
D15
6 D2
4G
3S D1
78 D2
2G
1S
SI48
04BD
Y-T1
-E3
Q50
1-2
VDC
SI48
04BD
Y-T1
-E3
Q50
1-1
G_C
PU
P3.3
V
0.1n
FC5
0650
V
G_C
PU
C20
4700
nF25
V
G_C
PU
1%49
9R5
22
2V470u
FEC
502
nost
uff
25V
G_C
PU
G_C
PU
AL50V
C105
100n
F
R18
392
C21
1nF
P5.0
V
1%
R21
0
R16
10
0.04
7nF
C16
50V
1%
C14
22nF
50V
R15
0
nost
uff
0R1
3
R516
130K
nost
uff
50V
1%
50V
C528
1nF
C529
0.1n
F50
V
0.01
5nF
C526
50V
1nF
C12
1%
R17
100
1%
R19
100
CPU1
_VID
(6:0
)
CPU1
_DPR
STP#
CHP3
_DPR
SLPV
R
KBC3
_VRO
N
VRM
3_CP
U_PW
RGD
CPU1
_VCC
SENS
E
CPU1
_VSS
SENS
E
VCCP
3_PW
RGD
8-28
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
28 o
f 55
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RSEX
CEPT
AS
AUTH
ORIZ
ED B
Y SA
MSUN
G.
12
1SA
MSU
NG P
ROPR
IETA
RY
B
SA
MS
UN
GEL
ECTR
ONI
CS
B
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
AA
LDO
Pow
er (P
2.5V
)Lo
ad S
witc
h Co
ntro
l(P5.
0V)
Load
Swi
tch
Cont
rol(P
3.3V
)
CC
DD
4 4
3 3
2
1%R192
47K
150K
R193
P3.3
V_AU
XP2
.5V
1%
1203
-002
062
MIC
5219
BU1
1
4AD
J3
EN GND
2
IN1
OUT
5
1D1D2
2D356
D4
G3S4
16V
C254
10nF
D112
D25D3D4
6
3G
4 S
Q31
SI34
33BD
V
SI34
33BD
VQ
37
S
C227
50V
1nF
RHU0
02N0
6Q
36D
3
1G
2
C262
100n
F10
VR6
7110
K
40
-A4
P5.0
V_AU
X
100n
FC2
42
1%
2200
nFC2
63 10V
10V
R218 10
K
P5.0
V
1%
10K
R217 1%
D
G 1S
2
100K
R216 1%
Q32
RHU0
02N0
6
3
10V
100n
FC2
43
10nF
C244
25V
10K
R672
1%
nost
uff
40-C
4
P3.3
V_AU
X
10V
C257
2200
nF
1%R191
100K
P3.3
V
1%
R279 10
K
1%10K
R280
6.3VC2
2610
000n
F-X5
R
R278
100K
4700
nFC2
41
6.3V
1%
KBC3
_PW
RON
KBC3
_PW
RON
KBC3
_PW
RON
VCCP
3_PW
RGD
8-29
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
29 o
f 55
3 3
2 2
1 1
SAM
SUNG
PRO
PRIE
TARY
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
POW
ER D
ISCH
ARG
ER
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.DO
NOT
DIS
CLOS
E TO
OR
DUPL
ICAT
E FO
R OT
HERS
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
B
SA
MS
UN
GEL
ECTR
ONI
CS
4
AA
BCC
DD
4
10R211
1% nost
uff
1% nost
uff
1% nost
uff
1KR195
nost
uff
100K
R229
10K
R194
1%
P5.0
VP3
.3V
P1.5
V RHU0
02N0
6Q
30
nost
uff
D3
G 12
S
P5.0
V_AL
W
3D
1G
S2
D3
1G
2S
nost
uff
Q28
RHU0
02N0
6
3D
G 1S
2no
stuf
f
RHU0
02N0
6Q
25
nost
uff
Q33
RHU0
02N0
6
nost
uff
1%10R164
nost
uff
1%R166
49.9
1%R165
1K1%R6
0610
0K
nost
uff
R607
10K
nost
uff
nost
uff
1%
P1.8
V_AU
XP3
.3V_
AUX
nost
uff
3D
1G
S2
P5.0
V_AL
WP5
.0V_
AUX
nost
uff
D3
G 12
S
Q21
RHU0
02N0
6
3D
G 1S
2
RHU0
02N0
6Q
23D
3
1G
2S
Q22
RHU0
02N0
6
nost
uff
RHU0
02N0
6Q
505
nost
uff
nost
uff
1%10R212
Q29
RHU0
02N0
6
3D
1G
S2
P1.0
5V
nost
uff
nost
uff
KBC3
_SUS
PWR
KBC3
_PW
RON
R210
10 1%
8-30
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
30 o
f 55
101-
2-3
REVI
SIO
NST
EP
N.C.
1-2
2-3
3-1
2-3
NOCO
NNEC
TIO
N
5
DATE
(YY/
MM
/DD)
4321 6 7 8 9
N.C.
1-2
PCB
REV
ISIO
N C
ONT
ROL
( ICT
)
3-1
1-2-
3
Bot
tom
C
2
+
Top
+ B
otto
m
BOTT
OM
SID
E EM
I CLI
P
SAM
SUNG
PRO
PRIE
TARY
M/B
Top
+ B
otto
m
A
4
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
KB
D
2
(Top
side
)
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
1
C
(Bot
tom
sid
e)
D B
FOR
EMI
SA
MS
UN
G
B
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RS
33
D
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
1
ELEC
TRO
NICS
4
A
50V
C123
1nF
RMNT
-25-
70-1
PM
T5
P3.3
V
50V
C228
1nF
50V
C618
1nF
50V
C661
1nF
1nF
C627
50V
RMNT
-25-
70-1
PM
T12
EXF-
0023
-02
EMI1
EMI
nost
uff
MT4
RMNT
-25-
70-1
P
RMNT
-25-
70-1
PM
T9
1nF
C255
50V
50V
C155
50V
1nF
RMNT
-25-
70-1
PM
T8
1nF
C726
MT6
RMNT
-25-
70-1
P
EXF-
0023
-02
EMI2
EMI
nost
uff
50V
C218
1nF
50V
C219
1nF
50V
C527
1nF
1nF
C112
50V
50V
C261
1nF
MT7
RMNT
-25-
70-1
P
MT1
3RM
NT-2
5-70
-1P
REV1
1
23
MT1
0RM
NT-2
5-70
-1P
EMI5
EXF-
0023
-02
nost
uff
RMNT
-25-
70-1
PM
T3
P1.0
5V
RMNT
-25-
70-1
PM
T14
EMI
RMNT
-25-
70-1
PM
T11
1nF
C584
50V
EXF-
0023
-02
EMI6
EMI
nost
uff
P3.3
V_AU
XP3
.3V
50V
C10
1nF
50V
C258
1nF
P3.3
V
50V
C146
1nF
1nF
C147
50V
P3.3
V
1nF
C450
V
C237
1nF
P3.3
V_AU
X
EMI
EMI3
EXF-
0023
-02
nost
uff
50V
50V
C46
1nF
1nF
C253
50V
50V
C260
1nF
P1.5
V
EMI
EMI4
EXF-
0023
-02
nost
uff
50V
C28
1nF
8-31
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
31 o
f 55B
SA
MS
UN
GEL
ECTR
ONI
CS
AA
B
D
SIM
CAR
D CO
NN.
CC
D
2
4 4
3 3
21 1
SAM
SUNG
PRO
PRIE
TARY
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.DO
NOT
DIS
CLOS
E TO
OR
DUPL
ICAT
E FO
R OT
HERS
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
SIM
Car
d SU
B Bo
ard
C7
C8CD
_LCD
_UC4
MNT
11 2
MNT
2
EDG
E-SI
M-8
P-M
NTJ5
08
3709
-001
478
C1C1 C2
C2C3
C3
C5C5 C6
C6
C7
G_S
B
G_S
BG
_SB
G_S
BG_S
BG
_SB
R93
10K
D821 G
_SB
G_S
B
G_S
B
D9PGB1010603NR21
PGB1010603NR
nost
uff
D11PGB1010603NR
nost
uff
21
nost
uff
2 20
34
56
78
9 MNT
121 22
MNT
223
MNT
3M
NT4
24
1
1011
1213
1415
1617
1819
0.01
nFC1
070.
5pF
50V
P3.3
V_SU
B
SOCK
-20P
-2R-
SMD
J2 3710
-002
164
6.3V
10%
0.01nF C640.5pF
50V
C651000nF-X5R
50V
0.5pF C630.01nF
PGB1010603NRD10
21
P3.3
V_SU
B
nost
uff
D7PGB1010603NR21
nost
uff
C106
100n
F10
V
MT1
RMNT
-28-
45-1
P
G_S
BG
_SB
MT2
RMNT
-28-
45-1
P
SUB_
SIM
3_C3
CLK
SUB_
SIM
3_C7
DATA
SUB_
SIM
3_C4
DET
SUB_
SIM
3_C2
RST
SUB_
SIM
3_C1
VCC
SUB_
SIM
3_C6
VPP
SUB_
SIM
3_C3
CLK
SUB_
SIM
3_C2
RST
SUB_
SIM
3_C6
VPP
SUB_
SIM
3_C7
DATA
SUB_
SIM
3_C4
DET
SUB_
SIM
3_C1
VCC
8-32
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
32 o
f 55
C A
4
2
B
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RS
4
B
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
112
43
A
D
SAM
SUNG
PRO
PRIE
TARY
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
A
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
C
1
ELEC
TRO
NICS
C
2 2
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
SA
MS
UN
G
43
B
1SA
MSU
NG P
ROPR
IETA
RY
D
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
D
3
C
BD A
3
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RS
8-33
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
33 o
f 55
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RS
2
1
AA
2
1 1
SAM
SUNG
PRO
PRIE
TARY
B
1
AA
BBB
C
BCCD
1
SAM
SUNG
PRO
PRIE
TARY
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
2
1
4
3 3
2
CC
DD
4
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.DO
NOT
DIS
CLOS
E TO
OR
DUPL
ICAT
E FO
R OT
HERS
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
C
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.DO
NOT
DIS
CLOS
E TO
OR
DUPL
ICAT
E FO
R OT
HERS
2
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
G_P
1.05
V
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
DD
4 4
3 34
3 3
2
D
4SA
MSU
NG P
ROPR
IETA
RY
AA
B
VDC_
ADPT
P2.5
V_LA
N
VCC_
CRT
G_C
PU
G_A
UD
P5.0
V
P1.2
V_LA
N
P5.0
V_FI
LT
MEM
1_VR
EF
P2.5
V
P5.0
V_AM
PG
_DDR
VREF
P1.8
V_AU
X
P3.3
V_M
ICO
M
P4.7
5V_A
UD
P3.3
V
P5.0
V_AU
D
P5.0
V_AL
W
LCD_
VDD3
.3V
GRO
UND
P3.3
V_AU
X
GRO
UND
GRO
UND
PRTC
_BAT
G_S
B
P1.0
5V
CPU_
CORE
G_C
HG
P1.5
V
P0.9
V
P3.3
V_AU
X
G_P
3.3V
G_M
IC
P5.0
V_AU
XP5
.0V_
AUX
VCCA
VDC
CPU_
CORE
P5.0
V_LE
D
P1.5
V_PC
IE
P3.3
V_SU
B
P3.3
V
P3.3
V
P3.3
V_M
CD
P5.0
V_AU
X
P3.3
V_AU
X
P5.0
V_AU
X
BGAT
E
CPU_
CORE
GRO
UND
CPU_
CORE
P3.3
V_AU
X
P3.3
V
8-34
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
34 o
f 55
166
MHz
BSEL
2
SRC8
1
C
VDD_
PLL3
_IO
1
10
FSC
1
CLK
REQ
E
VDD_
PLL3
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RS
0
VDD_
CPU
CLK
REQ
F
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
RSVD
B
Plac
e 14
.318
MHz
with
in
SRC2
VDD_
SRC
ELEC
TRO
NICS
3
026
6 M
Hz
DE
VIC
E1
1
400
MHz
A
VDD_
CPU_
IO
Pin
20/2
1
MIN
I CAR
D
Pin
24/2
5
01
VDD_
48
0
CLK
RE
Q
1
27M
& 2
7M_S
S
SR
C P
OR
T
SRC_
0/SR
C_0#
4
SRC6
FSB 0
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
LOW
A
C
133
MHz
HIG
H
VDD_
REF
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
HOST
CLK
CLK
REQ
B
PEG
_CLK
/PEG
_CLK
#
FSA
D
0
1
1
VDD_
PCI
0
BSEL
0
LOM
3_CL
KREQ
#
DOT_
96/D
OT_
96#
SEL_
LCDC
LK*
D
333
MHz
SATA
0
1
This
part
is 64
pin
QFN
pac
kage
.
0
SRC4
SAM
SUNG
PRO
PRIE
TARY
1
1
B
For E
MI
For E
MI
2
0
4
200
MHz
3
BSEL
1
500m
ils o
f CK-
505
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
1
SA
MS
UN
G
VDD_
SRC_
IO
010
0 M
Hz
VDD_
IO
CLK
REQ
A
GM
CH
2
P3.3
V
2801
-004
518
14.3
1818
MHz
Y5001
2
0.01
8nF
C149
50V
1%22
.6R1
31
B514
BLM
18PG
181S
N1
R133
22.6
1%
R127
3350V C1620.033nF
1%
0.033nF C56250V
nost
uff
BLM
18PG
181S
N1B5
12
R107
0
R56510K1%
nost
uff
P3.3
V B513
BLM
18PG
181S
N1
C158100nF10V
1% 10K R569
nost
uff
nost
uff
1%R5
7133
C161100nF10V
VSS_
CPU
59VS
S_IO
22VS
S_PC
I15
VSS_
PLL3
26
VSS_
REF
1VS
S_SR
C130
VSS_
SRC2
36VS
S_SR
C349
XTAL
_IN
3 2XT
AL_O
UT
56
VDD_
IO19
VDD_
PCI
9VD
D_PL
L323
27VD
D_PL
L3_I
O
VDD_
REF
4
VDD_
SRC
46
VDD_
SRC_
IO1
33VD
D_SR
C_IO
243
VDD_
SRC_
IO3
52 18VS
S_48
SRC6
#47
SRC7
#_CL
KREQ
E#50
SRC7
_CLK
REQ
F#51
SRC8
#_IT
P#53
SRC8
_ITP
54
SRC9
37SR
C9#
38
USB_
FS_A
17
VDD_
4816
VDD_
CPU
62VD
D_CP
U_IO
SRC1
041
SRC1
0#42
SRC1
1#_C
LKRE
QG
#39
SRC1
1_CL
KREQ
H#40
SRC2
28SR
C2#
29
SRC3
#_CL
KREQ
D#32
SRC3
_CLK
REQ
C#3134
SRC4
35SR
C4#
SRC6
48
PCIS
TOP#
45
PCI_
0_CL
KREQ
_A#
8PC
I_1_
CLKR
EQ_B
#10
PCI_
211
PCI_
312
PCI_
4_SE
L_LC
DCLK
#13
REF_
FS_C
_TES
T_SE
L5
SCL
7SD
A6
SRC0
#_DO
T96#
21SR
C0_D
OT9
620
63
CPU0
61CP
U0#
60
CPU1
_MCH
58CP
U1_M
CH#
57
CPUS
TOP#
44
FSB_
TEST
MO
DE64
LCDC
LK#_
27M
_SS
25LC
DCLK
_27M
24
NC55
PCIF
_5_I
TP_E
N14
IDTC
V179
BNLG
1205
-003
159
U506
CLKP
WRG
D_PW
RDN#
475
R562
1%
P3.3
V
6.3V4700nF-X7R C571
C166100nF10V
100nF C15710V
R104
0
P1.0
5V
R99
0
10V 100nF C160
R1030
10V C164100nF
C159100nF10V
C165100nF10V
1% 1%R5
6347
5
10K
R561
6.3V
561%
C57310000nF
0.01
2nF
C563
50V
R100
C596100nF10V
22.6
R564
1%
6.3V10000nF C572
10V 100nF C574
C597100nF10V
1%33
R570
6.3VC5944700nF-X7R
R560
01% 10K R567
100nF C57510V
10000nF C576
P1.5
V
6.3V
0.033nF C16350V
1%R1021K
1K R1051%
1%R1011K
R135
1KR1
181K
1%
R116
1K1%1%
0 R106
10K R5661%
0.01
8nF
C148
50V
6.3V
R568
2.2K
C59510000nF
CLK3
_14M
HZ_R
CPU1
_BSE
L2CP
U1_B
SEL1
CPU1
_BSE
L0
CLK1
_BSE
L0CL
K1_B
SEL1
CLK1
_BSE
L2
MCH
1_BS
EL0
MCH
1_BS
EL1
MCH
1_BS
EL2
CLK1
_BSE
L1CL
K1_B
SEL2
CLK1
_BSE
L0
CLK3
_48M
HZ_R
CLK1
_PCI
EICH
#CL
K1_P
CIEI
CH
CLK1
_MIN
I3PC
IE#
CLK3
_PCI
2_R
CLK3
_PCI
4_R
CLK3
_PCI
F_R
CLK1
_MIN
I3PC
IE
LOM
3_CL
KREQ
#
EXP3
_CLK
REQ
#
CLK1
_PCI
ELO
M#
CLK1
_DRE
FCLK
#CL
K1_D
REFC
LK
CLK1
_MCH
3GPL
L#CL
K1_M
CH3G
PLL
CHP3
_SAT
ACLK
REQ
#
CLK3
_PCL
KMIC
OM
MCH
3_CL
KREQ
#
CLK3
_DBG
LPC
MIN
3_CL
KREQ
#
CLK1
_PCI
ELO
M
CLK1
_DRE
FSSC
LKCL
K1_D
REFS
SCLK
#
CLK3
_USB
48
SMB3
_CLK
_SSM
B3_D
ATA_
S
VRM
3_CP
U_PW
RGD
CHP3
_CPU
STP#
CHP3
_PCI
STP#
CLK1
_BSE
L2
CLK1
_BSE
L0
CLK3
_ICH
14
CLK3
_PCL
KICH
CLK3
_FM
48
CLK1
_MIN
IPCI
ECL
K1_M
INIP
CIE#
CLK1
_SAT
ACL
K1_S
ATA#
CLK1
_BSE
L1
CLK0
_HCL
K1#
CLK0
_HCL
K1
CLK0
_HCL
K0#
CLK0
_HCL
K0
8-35
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
35 o
f 55D
ELEC
TRO
NICS
93 d
egre
e C
SA
MS
UN
G
BC
4
D
TRIP
_SET
pin
vol
tage
= (T
-75)
/21
2
3
1
R2
3.3
* [R2
/(R1+
R2)]
= (T
-75)
/21
SMBU
S Ad
dres
s 7A
h
R1
3
2
A
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
C
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RS
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
4
10m
il wid
th a
nd 1
0mil s
pacin
g.
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
1
SAM
SUNG
PRO
PRIE
TARY
Opp
osite
sid
e of
CPU
.
A
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
Line
Wid
th =
20
mil
THER
MAL
SEN
SOR
& FA
N CO
NTRO
L
B
6.3VC5
910
000n
F
nost
uff
Q12
MM
BT39
041
32C5
82.
2nF
50V
11TR
IP_S
ET
1VD
D_3V
24VD
D_5V
_127
VDD_
5V_2
15NC
_2NC
_32114
POW
ER_O
K16
RESE
T#
9SH
DN_S
EL
23SM
CLK
22SM
DATA
12SY
S_SH
DN#
28TA
CH13
THER
MTR
IP#
THRM
_PAD
292DN
1
4DN
2
6DN
3
3DP
1
5DP
2
7DP
3
25FA
N_1
26FA
N_2
10FA
N_M
ODE
20G
ND8
NC_1
U5 EMC2
102
1209
-001
718
19AL
ERT#
18CL
K_IN
17CL
K_SE
L
1%R45
200K
R4310K
20K
R46
1%
1%
1%
P3.3
V_AU
XP3
.3V
1%
nost
uff
10K R67
2KR44
P5.0
VP3
.3V_
AUX
R48
0
1000
0nF
C156
6.3V
1%
P3.3
V 10K
R115
10K R651%
C57
1nF
50V
P3.3
V_AU
X
1%R47
51.1
K
0R4
9
P1.0
5V
HDR-
3P-1
R-SM
DJ5
13
3711
-002
613
1 2 34
MNT
1M
NT2
5
1%R68
49.9
nost
uff
13 2
1% R6610K
Q6
MM
BT39
04
C54
100n
F10
V
1000
0nF
C55
6.3V
10V
100n
FC5
6
CPU2
_THE
RMDC
CPU2
_THE
RMDA
KBC3
_PW
RGD
KBC3
_THE
RM_S
MDA
TA
THM
3_ST
P#
KBC3
_THE
RM_S
MCL
K
THM
3_AL
ERT#
FAN5
_VDD
FAN3
_FDB
ACK#
CPU1
_THR
MTR
IP#
CPU3
_THR
MTR
IP#
FAN5
_VDD
FAN3
_FDB
ACK#
CPU3
_THR
MTR
IP#
8-36
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
36 o
f 55
2/2
1/2
SAM
SUNG
PRO
PRIE
TARY
4
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
2
DD
R S
O-D
IMM
#0
ME
POW
ER R
AIL
UNDE
R M
E EN
ABLE
ELEC
TRO
NICS
**NO
TE A
MT
MO
DEL
3
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
11
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RS
Plac
e ne
ar S
O-D
IMM
0
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
SA
MS
UN
G
AC
Arra
y re
sisto
rs &
Sin
gle
resis
tors
use
d to
impr
ove
layo
ut &
rout
ing.
A
B
2
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
C
SMB3
_CLK
/DAT
A_M
DD
ME
POW
ER R
AIL
UNDE
R M
E EN
ABLE
3 P3.3
V_M
for A
MT
B
4
Plac
e on
e ca
p clo
se to
eve
ry 2
pul
l-up
resis
tors
term
inat
ed to
P0.
9V
45 46
4
30
54 5
414031
33 68
490 32
12
36 5327
56RA
4-1
6 13
7
34
1
34
8
56RA
1-2
RA6-
256
100n
F
C141
10V
nost
uff
2 4
34
10V
2200
nFC2
00
RA2-
25656
RA12
-23
4
34
RA3-
256
nost
uff
133
4
10
10V
C137
100n
F
6
56RA
5-2
100n
F
5147 56
10V
C142
C136
100n
F
33 42 63
10V
2200
nF
50
2
38
10V
C133
5229 5922 62
nost
uff
5857
100n
F
C143
10V
0
19
7
34
P1.8
V_AU
X
138
VSS5
515
0VS
S56
162
VSS5
7
48VS
S618
4VS
S778
VSS8
71VS
S9
56RA
4-2
155
VSS4
034
VSS4
113
2VS
S42
144
VSS4
315
6VS
S44
168
VSS4
52
VSS4
63
VSS4
715
VSS4
8VS
S49
27
12VS
S5
39VS
S50
149
VSS5
116
1VS
S52
28VS
S53
40VS
S54
127
VSS2
613
9VS
S27
128
VSS2
814
5VS
S29
183
VSS3
165
VSS3
017
1VS
S31
172
VSS3
217
7VS
S33
VSS3
418
717
8VS
S35
190
VSS3
69
VSS3
721
VSS3
833
VSS3
9
77VS
S4
121
VSS1
112
2VS
S12
196
VSS1
319
3VS
S14
8VS
S15
18VS
S16
24VS
S17
41VS
S18
53VS
S19
VSS2
133
42VS
S20
54VS
S21
59VS
S22
65VS
S23
60VS
S24
66VS
S25
112
VDD1
103
VDD1
088
VDD1
110
4VD
D12
111
VDD2
117
VDD3
96VD
D495
VDD5
118
VDD6
VDD7
81 82VD
D887
VDD9
199
VDDS
PD
1VR
EF
47VS
S1
72VS
S10
3709
-001
550
DDR2
-SO
DIM
M-2
00P-
RVS
DDR5
00-2
201
GND
020
2G
ND1
83NC
1NC
212
0 50NC
369
NC4
163
NCTE
ST
C135
10V
21
2200
nF
12
RA1-
156
37
100n
FC1
21
10V
C115
10V
4
14
1
28
2200
nF
9
0
21
nost
uff
7
3
6
10V
C116
100n
F10
0nF
C145
10V
56RA
6-1
12
RA11
-256
34
12
RA11
-156
12
10V
100n
FC4
0
2
56RA
10-1
nost
uff
P0.9
V
10V
C119
100n
F
311
34
9
10V
C138
100n
F
5
61
2
2200
nF
433926
10V
C114
10V
C122
100n
F
1%
1
12
25
R547
10K
RA5-
156
23
5
56RA
12-1
12
34
0
56RA
9-2
P0.9
V
9
3
S1*
115
SA0
198
SA1
200
197
SCL
195
SDA
WE*
109
AD2.5VEC
322
0uF
DQS*
412
9DQ
S*5
146
DQS*
616
718
6DQ
S*7
DQS0
13DQ
S131
DQS2
51DQ
S370
DQS4
131
DQS5
148
DQS6
169
DQS7
188
ODT
011
4O
DT1
119
RAS*
108
S0*
110
DQ56
179
DQ57
181
DQ58
189
191
DQ59
DQ6
14
DQ60
180
DQ61
182
DQ62
192
DQ63
194
DQ7
16DQ
823
DQ9
25
DQS*
011
DQS*
129
DQS*
249
DQS*
368
DQ41
143
DQ42
151
DQ43
153
140
DQ44
DQ45
142
DQ46
152
DQ47
154
DQ48
157
DQ49
159
DQ5
6
DQ50
173
DQ51
175
DQ52
158
DQ53
160
DQ54
174
DQ55
176
DQ27
75DQ
2862
DQ29
6419DQ
3
DQ30
74DQ
3176
DQ32
123
DQ33
125
DQ34
135
DQ35
137
DQ36
124
DQ37
126
DQ38
134
DQ39
136
DQ4
4
DQ40
141
DQ12
20DQ
1322
DQ14
36 38DQ
15DQ
1643
DQ17
45DQ
1855
DQ19
57
DQ2
17
DQ20
44DQ
2146
DQ22
56DQ
2358
DQ24
61DQ
2563
DQ26
73CK
116
4CK
1*16
6CK
E079 80
CKE1
DM0
10DM
126
DM2
52DM
367
DM4
130
DM5
147
DM6
170
DM7
185
DQ0
5DQ
17
DQ10
35DQ
1137
A14
86
A15
84A1
6_BA
285100
A2 A399
A498
A597
A694
A792
A893
A991
BA0
107
BA1
106
CAS*
113
CK0
30CK
0*32
DDR5
00-1
3709
-001
550
DDR2
-SO
DIM
M-2
00P-
RVS
A010
2A1
101
A10_
AP10
5A1
190
A12
89A1
311
6
0
10
12 447 15
32
100n
FC1
99
10V
RA8-
156
1
4
101 115
13
2200
nFC1
34
10V
12
18 60
56RA
3-1
7 1
nost
uff
12
35
100n
F
C120
10V
RA7-
156
12
55
100n
F
C118
10V
12
48
56RA
2-1
563
4
100n
F
C139
10V
RA7-
2
C39
10V
2200
nF
56RA
13-1
12
56RA
9-1
12
34
34
RA8-
256
34
56RA
10-2
17
RA13
-256
6
11 12
24
7 8
0
16
P3.3
V
4
10V
C144
100n
F
20
100n
F
C140
10V
100n
F
C117
10V
54
5
1%R5
46
2
10K
MEM
1_CK
E0
MEM
1_CS
1#M
EM1_
CS0#
6
P1.8
V_AU
X
SMB3
_DAT
A_S
SMB3
_CLK
_S
MEM
1_AR
AS#
MEM
1_AC
AS#
MEM
1_AW
E#
MEM
1_AB
S1M
EM1_
ABS0
MEM
1_CS
1#M
EM1_
CS0#
MEM
1_VR
EF
MEM
1_O
DT1
MEM
1_O
DT0
MEM
1_AM
A(13
:0)
MEM
1_AB
S2
MEM
1_AW
E#M
EM1_
ARAS
#M
EM1_
ACAS
#
MEM
1_AB
S1M
EM1_
ABS0
MEM
1_O
DT1
MEM
1_O
DT0
MEM
1_CK
E1CL
K1_M
CLK1
CLK1
_MCL
K1#
CLK1
_MCL
K0CL
K1_M
CLK0
#
MCH
3_EX
TTS0
#M
EM1_
ABS2
MEM
1_AD
QS(
7:0)
MEM
1_AD
M(7
:0)
MEM
1_CK
E1M
EM1_
CKE0
MEM
1_AD
QS#
(7:0
)
MEM
1_AM
A(13
:0)
MEM
1_AD
Q(6
3:0)
8-37
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
37 o
f 55
9A
SHA
DOW
OPT
ION
ROM
S
52
TES
T KE
YBO
ARD
14
INIT
. KEY
BOAR
D CO
NTRO
LLER
94
DIS
ABLE
A20
ADD
RESS
LIN
E
DC
SHU
TDO
WN
10
D6
SHU
TDO
WN
5
92
JUM
P TO
USE
R PA
TCH
2
SAM
SUNG
PRO
PRIE
TARY
89
ENA
BLE
NMI
6A
DIS
PLAY
EXT
ERNA
L CA
CHE
SIZE
70
DIS
PLAY
ERR
OR
MES
SAG
E
56
ENA
BLE
KEYB
OAR
D
9C
SET
UP P
OW
ER M
ANAG
EMEN
T
04
GET
CPU
TYP
E
3
02
VER
IFY
REAL
MO
DE
49
INIT
. PCI
BUS
AND
DEV
ICE
48
CHE
CK V
IDEO
CO
NFIG
URE
AGAI
NST
CMO
S
72
CHE
CK F
OR
CONF
IGUR
ATIO
N ER
ROR
06
INIT
. SYS
TEM
H/W
60
TES
T EX
TEND
ED M
EMO
RY
B0
CHE
CK F
OR
ERRO
RS
09
SET
IN P
OST
FLA
G
4
0B
CPU
CAC
HE O
N
28
AUT
O S
IZIN
G D
RAM
5A
DIS
PLAY
" PR
ESS
......
SET
UP"
3C
CO
NFIG
URE
ADVA
NCED
CHI
PSET
REG
.
10
INIT
. PO
WER
MAN
AGER
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RS
SA
MS
UN
G
24
SET
ES
SEG
MEN
T RE
G. T
O 4
GB
1C
RES
ET IN
TERR
UP C
ONT
ROLL
ER
0A
INIT
CPU
.REG
B4
ONE
BEE
P
6C
DIS
PLAY
SHA
DOW
MES
SAG
E
88
INIT
. BIO
S DA
TA R
OM
C
OE
IN
IT. I
/O V
ALUE
58
TES
T FO
R UN
EXPE
CTED
INTE
RRUP
TS
22
TES
T 87
42 K
EYBO
ARD
CONT
ROLL
ER
62
TES
T EX
TEND
ED M
EMO
RY A
DDRE
SS L
INE
8C
INIT
. FDD
CO
NTRO
LLER
DA
EXT
ENDE
D BL
OCK
MO
VE
86
RE-
INIT
. ON-
BOAR
D I/O
PO
RT
D
18
825
4 TI
MER
INIT
.
96
CLE
AR H
UGE
ES S
EGM
ENT
REG
.
26
ENA
BLE
A20
A
C0
TRY
BO
OT
WIT
H IN
T19
A
AC
ENT
ER S
ETUP
4A
INIT
. ALL
VID
EO B
IOS
ROM
D
A0
SET
TIM
E O
F DA
Y
42
INIT
. INT
ERRU
PT V
ECTO
R
13
PCI
BUS
MAS
TER
RESE
T
B7
ACP
I INI
T
3A
AUT
O S
IZIN
G C
ACHE
20
TES
T DR
AM R
EFRE
SH
5C
TES
T RA
M G
ETW
EEN
512K
AND
640
K
82
DET
ECT
AND
INST
ALL
EXT.
RS23
2C
3
0F
ENA
BLE
THE
L-BU
S ID
E
91
INIT
. LO
CAL
BUS
HDD
CONT
ROLL
ER
9E
ENA
BLE
H/W
INTE
RRUP
T
03
DIS
ABLE
NM
I
BA
DM
I INI
T
7E
TES
T CO
PRO
CESS
ER IF
PRE
SENT
4
76
CHE
CK F
OR
KEYB
OAR
D EE
RRO
R
44
INIT
. BIO
S IN
TERR
UPT
64
JUM
P
TO U
SER
PATC
H 1
1A
823
7 DM
A CO
NTRO
LLER
INIT
.
1
B
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
A8
ERA
SE F
2 PR
OM
PT
D2
UNK
NOW
N IN
TERR
UPT
ERRO
R
74
TES
T RE
AL-T
IME
CLO
CK
32
CO
MPU
TE T
HE C
PU S
PEED
D0
INTE
RRUP
T HA
NDLE
R ER
ROR
46
CHE
CK R
OM
CO
PYRI
GHT
NO
TICE
4C
SHA
DOW
VID
EO B
IOS
ROM
34
TES
ET C
MO
S RA
M
A4
INIT
. TYP
EMAT
IC R
ATE
2
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
2
47
INIT
. I20
SUP
PORT
IF IN
STAL
LED
BE
CLE
AR S
CREE
N
16
CHE
CK C
HECK
SUM
7C
SET
UP H
ARDW
ARE
INTE
RRUP
T VE
CTO
R
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
B6
CHE
CK P
ASSW
ORD
(OPT
ION)
6E
DIS
PLAY
NO
N-DI
SPO
SABL
E SE
GM
ENT
84
DET
ECT
AND
INST
ALL
EXT.
PARA
LLEL
80
DIS
ABLE
ON-
BOAR
D I/O
PO
RT
C
54
SET
KEY
CLIC
K IF
ENA
BLED
8A
INIT
.EXT
ENDE
D BI
OS
DATA
ARE
A
ELEC
TRO
NICS
38
SHA
DOW
SYS
TEM
BIO
S RO
M
D4
PEN
DING
INTE
RRUP
T ER
ROR
98
SEA
RCH
FOR
OPT
ION
ROM
S
0C
INIT
.CAC
HE T
O P
OST
D8
SHU
TDO
WN
ERRO
R
08
INIT
. CHI
PSET
REG
.
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
W
ITH
INIT
IAL
POST
VAL
UE
66
CO
NFIG
URE
ADVA
NCE
CACH
E RE
G.
3D
LO
AD A
LTER
REG
. WIT
H CM
OS
VALU
E
11
LO
AD A
LTER
NATE
REG
.
90
INIT
. HDD
CO
NTRO
LLER
AA
SCA
N FO
R F2
KEY
STR
OKE
AE
CLE
AR IN
PO
ST F
LAG
B
50
DIS
PLAY
CPU
TYP
E AN
D SP
EED
1
B2
PO
ST D
ONE
-PRE
PARE
TO
BO
OT
O/S
10V
100n
FC2
09R5
9310
K1%
12.1
R592
1%10
KR1
451%
R594
0
CE*
1HO
LD*
7SC
K65
SI
2SO
8VD
D
VSS
4 3W
P*
P3.3
V
1107
-001
600
SST2
5VF0
16B-
504C
S2AF
U7
SPI3
_CLK
SPI3
_CS0
#
SPI3
_MO
SICH
P3_B
IOSW
P#SP
I3_M
ISO
8-38
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
38 o
f 55
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
1
4
D
B
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RS
C
50.95 mm
3
C
Odd
Pin
s : T
op s
ide
ELEC
TRO
NICS
Pin
1
48.05 mm
HSDP
A / W
IBRO
, 7m
m
30.0
0 m
m
4
B
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
SA
MS
UN
G
2 2
SAM
SUNG
PRO
PRIE
TARY
Min
i PCI
Exp
ress
Car
d
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
A
1
A
Even
Pin
s : B
otto
m S
ide
For S
IM c
ard
Sub
Boar
d
Top
D
3
HEAD
LENG
TH
M50
0
DIA
R654
10K
R657
0
M50
4
BA61
-011
02A|
scre
w-11
8-1_
b
DIA
HEAD
LENG
TH
R611
0
P3.3
V_AU
X
P3.3
V
0R6
55
R656
10K
0
P3.3
V R612
P3.3
VP3
.3V
C690
100n
F
10V
100n
FC2
9
21M
NT1
MNT
222
MNT
323 24
MNT
4
P3.3
V
1112
1314
1516
1718
19
2 20
34
56
78
P3.3
V
3710
-002
400
J501
HDR-
20P-
2R-S
MD-
MNT
41
10
P3.3
V
W_D
ISAB
LE*
20
RSVD
_16
47RS
VD_1
749
RSVD
_18
51
RSVD
_25
12SI
M_C
LK_C
3
10SI
M_D
ATAI
O_C
714
SIM
_RES
ET_C
2
19SI
M_R
SVD_
C417
SIM
_RSV
D_C8
8SI
M_V
CC_C
1
16SI
M_V
PP_C
6
SMB_
CLK
30SM
B_DA
TA32
USB_
D+38
USB_
D-36
WAK
E*1
P3.3
V_1
2
P3.3
V_2
52
P3.3
V_AU
X24
PERN
023
PERP
025
PERS
T*22
PETN
031
PETP
033
REFC
LK+
13RE
FCLK
-11
RSVD
_13
RSVD
_11
37RS
VD_1
239
RSVD
_13
41RS
VD_1
443
RSVD
_15
45
GND
_29
GND
_315
GND
_418
GND
_521
GND
_626
GND
_727
GND
_829
GND
_934
LED_
WLA
N*44
LED_
WPA
N*46
LED_
WW
AN*
42 53M
NT1
54M
NT2
P1.5
V_1
6
P1.5
V_2
28
P1.5
V_3
48
MIN
ICAR
D-52
P
3709
-001
470
J515 CL
KREQ
*7
GND
_14
GND
_10
35
GND
_11
40
GND
_12
50
P1.5
V
100n
FC6
10
M50
1
DIA
HEAD
LENG
TH
EXP3
_CLK
REQ
#
SIM
3_C1
VCC
SIM
3_C4
DET
SIM
3_C3
CLK
SIM
3_C2
RST
SIM
3_C6
VPP
SIM
3_C7
DATASIM
3_C4
DET
PLT3
_RST
#
6.3V
C705
1000
0nF SIM
3_C1
VCC
SIM
3_C7
DATA
SIM
3_C3
CLK
SIM
3_C2
RST
SIM
3_C6
VPP
SMB3
_CLK
SMB3
_DAT
A
KBC3
_RFO
FF#
USB3
_P6-
USB3
_P6+
CLK1
_MIN
I3PC
IECL
K1_M
INI3
PCIE
#
PEX1
_MIN
RXN2
PEX1
_MIN
RXP2
PEX1
_MIN
TXN2
PEX1
_MIN
TXP2
8-39
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
39 o
f 55
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
10ko
hm p
ull-u
p to
P3.
3V_A
UXsh
ould
be
at th
e th
erm
al s
enso
r sid
e.
1
POW
ER S
WIT
CH B
LOCK
WHI
LE M
ICO
M U
PDAT
EFO
R M
ICO
M U
PDAT
E
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.DO
NOT
DIS
CLOS
E TO
OR
DUPL
ICAT
E FO
R OT
HERS
3
2
SA
MS
UN
G
4
D
4
B
2
For P
rodu
ctio
n
SAM
SUNG
PRO
PRIE
TARY
1
C
D A
3
AB
C
ELEC
TRO
NICS
MIC
OM
RES
ET
Plac
e ne
ar to
Mico
m
R615
4.7K
4.7K
R614
10V
C581
100n
F
10M
Hz
2801
-004
200
Y3
1
2
RHU0
02N0
6Q
517
nost
uff
D3
1G
2S
P3.3
V_M
ICO
M
P5.0
V 3
100n
F
59 VCC_3
9 VCL
VSS_1 1546VSS_2
VSS_3 7071VSS_4
VSS_5 92
2XT
AL
C208
PA6
11 10PA
791
PB0
PB1
90PB
281 80
PB3
PB4
69 68PB
558
PB6
PB7
57
RES*1100 RESO*
STBY*8
VCCB4
36 VCC_1VCC_237
98P8
599
P86
25P9
0P9
124
P92
23 22P9
3P9
419 18
P95
17P9
6P9
716
PA0
48 47PA
131
PA2
PA3
30 21PA
4PA
520
33P6
534
P66
P67
35
P70
38 39P7
140
P72
P73
41 42P7
4P7
543
P76
44 45P7
793
P80
P81
94P8
295 96
P83
P84
97
P40
49 50P4
151
P42
P43
52 53P4
4P4
554
P46
55 56P4
714
P50
13P5
1P5
212 26
P60
P61
27P6
228 29
P63
P64
32
P20
67 66P2
165
P22
P23
64 63P2
4P2
562
P26
61 60P2
782
P30
P31
83P3
284 85
P33
P34
86 87P3
588
P36
P37
89
0903
-001
439
EXTA
L3
MD065 MD1
7 NMI
79P1
0P1
178
P12
77 76P1
3P1
475 74
P15
73P1
6P1
772
U9H8
S-21
10B
6
10K R5781%
3 4 5
0.01
8nF
C252
0.01
8nF
C249
141%
R583
100K
100n
FC6
89 10V
13 0R1
40no
stuf
f
VDC
nost
uff
1% 100 R678
25V
C724
10nF
TP22
196
4G
ND
MO
DE0
1 3RXTX
2
R705
100K
1%
C580
10V
100n
F
10V
C582
330n
F
1%10K
R581
1%R584
10K
P3.3
V_M
ICO
M
1
P3.3
V_M
ICO
M
R57710K1%
nost
uff
R679
100K
R702
4.7K
R681
47K
nost
uff
R706
1%
nost
uff
nost
uff
150K
1S
2
15
330K
R704
6
Q51
4RH
U002
N06
3D
G
C725
100n
F25
V
nost
uff
C611
100n
F
3 4 5
10K
R201
1%
0 1 2
Q51
6 BSS8
4
3 D
G
1S2
P3.3
V_M
ICO
M
P3.3
V
R141
10K
98
P3.3
V_AU
X
10
P3.3
V1%
R576
300K
GND
1 2RE
SET*
3VD
D
U512
TPS3
809
1203
-002
364
2
nost
uff
47K
R703
100n
FC6
12
7
R680
100K
12
0 1 2
1%
11
7
R177
0
nost
uff
P3.3
V_M
ICO
MP5
.0V
1%10K
R658
1% 10K
R613
3
1G
2S
P3.3
V_M
ICO
M
0
Q50
4RH
U002
N06
D
P3.3
V_M
ICO
M
LID3
_SW
ITCH
#
KBC3
_MD
KBC3
_CHK
PWRS
W#
KBC3
_SPK
MUT
E
KBC3
_RST
#
THM
3_ST
P#
KBC3
_SCL
ED#
KBC3
_NUM
LED#
KBC3
_CAP
SLED
#
KBC3
_PRE
CHG
CHP3
_SLP
S3#
CHP3
_SLP
S4#
KBC3
_PW
RON
KBC3
_SUS
PWR
KBC3
_TX
KBC3
_RX
KBC3
_MD
LPC3
_LAD
(0:3
)
KBC3
_SM
DATA
#
KBC3
_CHG
EN
KBC3
_A20
G
KBC3
_SM
CLK#
LPC3
_LFR
AME#
PLT3
_RST
#CL
K3_P
CLKM
ICO
MCH
P3_S
ERIR
Q
KBC3
_WAK
ESCI
#
PCI3
_CLK
RUN#
KBC3
_RSM
RST#
ADT3
_SEL
#
CHP3
_SUS
STAT
#CH
P3_S
LPS5
#
KBC3
_BKL
TON
KBC3
_THE
RM_S
MDA
TA
KBC3
_THE
RM_S
MCL
KKB
C3_R
X
KBC3
_LED
_ACI
N#
CHP3
_SLP
S3#
CHP3
_SLP
S4#
VRM
3_CP
U_PW
RGD
KBC3
_VRO
N
KBC3
_SUS
PWR
KBC3
_PW
RBTN
#
KBC3
_LED
_CHA
RGE#
KBC3
_SM
DATA
#
KBC3
_SM
CLK#
KBC5
_TCL
KKB
C5_T
DATA
KBC3
_CHK
PWRS
W#
KBC3
_BLC
KPW
RSW
#
KBC3
_PW
RSW
#
BAT3
_DET
ECT#
KBC3
_RST
#KB
C3_C
HKPW
RSW
#
KBC3
_CPU
RST#
KBC3
_BLC
KPW
RSW
#
KBC3
_USB
PWRO
N#KB
C3_C
HG20
00KB
C3_R
FOFF
#
KBC3
_PW
RGD
KBC3
_PW
RON
KBC3
_EXT
SMI#
KBC3
_RUN
SCI#
KBC5
_KSO
(0:7
)
KBC5
_KSO
(8:1
5)
KBC5
_KSI
(0:7
)
KBC3
_LED
_PO
WER
#
KBC3
_TX
PEX3
_WAK
E#
8-40
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
40 o
f 55
Need
2A
Rout
ing
1 PO
RT U
SB C
ONN
ECTO
R
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
Need
4A
Rout
ing
ON
/ OFF
Con
trol
B
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
AA
SA
MS
UN
GEL
ECTR
ONI
CS
DD B
C
3 3
24 4
1
SAM
SUNG
PRO
PRIE
TARY
C
1
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.DO
NOT
DIS
CLOS
E TO
OR
DUPL
ICAT
E FO
R OT
HERS
2
10V
100n
FC6
78
EN1*
3 4EN
2*1
GND
2IN
8O
C1*
OC2
*5
7O
UT1
OUT
26
P5.0
V_AU
X U504
TPS2
062
1205
-002
596
EC50
410
0uF
16V
AS
nost
uff
1KR207
1%
C111
100n
F
10V
50V
C645
0.03
3nF
10V
100n
FC6
46
100K
R208
1%
nost
uff
R125
0
nost
uff
OC1
*8 5
OC2
*
OUT
17 6
OUT
2
1205
-002
596
TPS2
062
U510
3EN
1*EN
2*4
GND
1
IN2
0R1
26
100n
FC1
10
10V
7 8M
NT4
PWR
JACK
-USB
-4P
J512
3722
-002
808|
usb-
4p-1
4-1
D+ D-GND
5M
NT1
MNT
26
MNT
3
ACM
2012
-900
-2P-
TB9
12
43
16V
100u
FEC
509
nost
uff
AS
nost
uff
1%R209
1K
P5.0
V_AU
X
12
43
10V
C644
100n
F
R184
0
nost
uff
ACM
2012
-900
-2P-
TB8
P5.0
V_AU
X
Q27
BSS8
4
3D
G1S
2
0R1
83
nost
uff
0R8
6
0.03
3nF
C109
50V
2DA
TA+
3DA
TA-
GND
1
MNT
15 6
MNT
27
MNT
3M
NT4
8
PWR
4
3722
-002
729
J509
JACK
-USB
-4P
nost
uff
3D
G 1S
2
Q14
RHU0
02N0
61%R9
510
0K
nost
uff
BSS8
4Q
13
nost
uff
D3
1 G
2S
R108
1K
nost
uff
1%
nost
uff
12
43
0R6
25
B6AC
M20
12-9
00-2
P-T
nost
uff
P5.0
V_AU
X
0R8
5
1KR94
1%
0R6
24no
stuf
f
G
2S
C108
100n
F10
V
nost
uff
nost
uff
RHU0
02N0
6Q
24D
3
1D+ D-G
ND
5M
NT1
MNT
26
MNT
37 8
MNT
4
PWR
JACK
-USB
-4P
J517
3722
-002
808|
usb-
4p-1
4-1
USB3
_P5-
_R
USB3
_PW
RON#
USB3
_PW
RON#
USB3
_P4+
_R
USB3
_P4-
_RUS
B3_P
4-US
B3_P
4+
USB3
_P0-
CHP3
_USB
PWRO
N#US
B3_P
WRO
N#
KBC3
_USB
PWRO
N#
USB3
_P0+
USB3
_P0+
_R
USB3
_P0-
_R
USB3
_PW
RON#
USB3
_PW
RON#
USB3
_P5+
USB3
_P5+
_R
USB3
_P5-
8-41
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
41 o
f 55
SAM
SUNG
PRO
PRIE
TARY
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.DO
NOT
DIS
CLOS
E TO
OR
DUPL
ICAT
E FO
R OT
HERS
CAM
ERA
USB
I/F D
evice
sEX
CEPT
AS
AUTH
ORIZ
ED B
Y SA
MSUN
G.
Blue
toot
h In
terfa
ce
SA
MS
UN
GEL
ECTR
ONI
CS
BB
AA
CC
DD
4 4
3 3
2 2
1 1
21
34
B1 ACM
2012
-900
-2P-
T
10K
R153
D3
1G
2 S
300K
R152
R154
0
SI2315BDS-T1Q20
P3.3
V
HDR-
4P-1
R-SM
DJ5
14
3711
-000
456
1 2 3 4 MNT
15 6
MNT
2
nost
uff
R40
1/16
W
nost
uff
1/16
W0
R6
C508
100n
F10
V
P5.0
V
10V
100n
FC5
07
3711
-000
456
1 2 3 4 MNT
15 6
MNT
2
100n
FC1
96
HDR-
4P-1
R-SM
DJ5
04
USB3
_P7+
USB3
_P7-
USB3
_P3-
USB3
_P3+
10V
8-42
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
42 o
f 55
331
A
80H
DECO
DER
CONN
ECTO
R
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
B
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
4
DD
B
42
A
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RSSA
MSUN
G EL
ECTR
ONIC
S CO
’S P
ROPE
RTY.
2SA
MSU
NG P
ROPR
IETA
RY
C
ELEC
TRO
NICS
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
SA
MS
UN
G
1
C
1 102 3 4 5 6 7 8 911
MNT
1M
NT2
12
P3.3
V
HDR-
10P-
SMD
J521
3711
-002
050
PLT3
_RST
#
LPC3
_LAD
(1)
LPC3
_LAD
(0)
CLK3
_DBG
LPC
LPC3
_LFR
AME#
LPC3
_LAD
(3)
LPC3
_LAD
(2)
P5.0
V
8-43
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
43 o
f 55
SA
MS
UN
GEL
ECTR
ONI
CS
CRT
CONN
ECTO
R
BB
AA
DD
CC
4 4
2 2
3 3
SAM
SUNG
PRO
PRIE
TARY
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
1 1
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.DO
NOT
DIS
CLOS
E TO
OR
DUPL
ICAT
E FO
R OT
HERS
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
VCC_
CRT
21
C5160.0033nF
50V
270pF
nostuff
PGB1010603NRD501
L503
50V C522
10V
C512
82nH
P3.3
V100n
F
50V
0.00
33nF
C517
B503
BLM
18PG
181S
N1
50V
0.0033nF C520
270pF
50V C540
4.7K
R534
0.1nF
50V C515
VCC_
CRT
C518
0.00
33nF
50V
+5 3-
24
1OE*
U500
SN74
AHCT
1G12
5DCK
R
R5121501%
100n
F10
V
4.7K
R536
3D
G1
S 2
P5.0
V
C513
MM
BD41
48D5
04
1 3
Q502RHU002N06
12 13 14 15
16 17
2 3 4 56 7 8 9
P5.0
V
3701
-001
403
J506
DSUB
-15-
3R-F
1 1011
P3.3
V
21
RHU002N06Q503
D 3
1G
2S
nostuff
D502PGB1010603NR
OE* 1
R535
4.7K
U501
SN74
AHCT
1G12
5DCK
R
5+ - 3
24
5%R5
3340
.2
82nH
L501
P3.3
V
R537
4.7K
P3.3
V
MM
BD41
48D5
00 13 VC
C_CR
T
1% R511150
82nH
L502
10V
C539
100n
F
0.1nF
50V C514
C5210.0033nF
50V
0.00
33nF
C519
50V
5%40
.2R5
10
21
nostuff
D503PGB1010603NR
VCC_
CRT
1% 150 R513
CRT3
_VSY
NCCR
T5_V
SYNC
CRT3
_HSY
NCCR
T5_H
SYNC
CRT5
_DDC
CLK
CRT3
_DDC
CLK
CRT3
_DDC
DATA
CRT5
_VSY
NC
CRT3
_GRE
EN
CRT5
_DDC
DATA
CRT5
_DDC
CLK
CRT5
_HSY
NC
CRT3
_RED
CRT3
_BLU
E
CRT5
_DDC
DATA
8-44
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
44 o
f 55C
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
1
4
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
SA
MS
UN
G
D
ELEC
TRO
NICS
A
B
3
D
SAM
SUNG
PRO
PRIE
TARY
2
3
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
C
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RS
2
B
4
A
1
32
D1BA
V99L
T1
1
R5 10K
P3.3
V
10V
1 2 34
MNT
1M
NT2
5C1 10
0nF
KBC3
_PW
RSW
#
P3.3
V_M
ICO
M
3711
-002
613
J502
HDR-
3P-1
R-SM
D
8-45
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
45 o
f 55
4 4
EXCEPT AS AUTHORIZED BY SAMSUNG.
3
ELEC
TRO
NICS
C
SA
MS
UN
G
B
KEYB
OAR
D
D
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
SAM
SUNG
PRO
PRIE
TARY
1
A
2
B
3
D C
THIS DOCUMENT CONTAINS CONFIDENTIAL
1
A
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
2
9 MNT
126 27
MNT
2
21 22 23 24 253 4 5 6 7 8 12 13 14 15 16 17 18 192 20
FPC-
KBD-
25P
J1
3708
-002
166
1 10 11
KBC5
_KSI
(0:7
)
KBC5
_KSO
(0:1
5)
8-46
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
46 o
f 55
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
24
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
3
4
ELEC
TRO
NICS
C
SA
MS
UN
G
B
1
TOUC
HPAD
D
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RS
SAM
SUNG
PRO
PRIE
TARY
2
AB
3
D C
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
1
A
10V
100n
FC6
88P5.0
V
3404
-001
052
1 2
3 4
3404
-001
052
SKQ
GAB
SW1
1 2
3 4
SW2
SKQ
GAB
P5.0
V
2
P5.0
V
8
D508
BAV9
9LT1
nost
uff
13
2
CONN
-6P-
FPC
J518
3708
-002
402
1 2 3 4 5 67
MNT
1M
NT2
BAV9
9LT1 D1
6no
stuf
f
13
T_L_
BUTT
ON#
T_R_
BUTT
ON#
T_L_
BUTT
ON#
KBC5
_TDA
TAKB
C5_T
CLK
T_R_
BUTT
ON#
8-47
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
47 o
f 55
G R
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
2
B
4
ADAP
TERI
N/CH
ARG
ING
LED
A
1
C
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
1
D
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
SA
MS
UN
G
4
ELEC
TRO
NICS
A
3
D B
2
3
SAM
SUNG
PRO
PRIE
TARY
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
C
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RS
10K
R231
P3.3
V
1%
LED5
LTST
-C19
3TBK
T-AC
1
2
LTST
-C19
3TBK
T-AC
LED4
1
2
R242
475 1%
R230
475
1%
R240
475
P3.3
V_M
ICO
M
1%
1%R2
4847
5
BSS8
4Q
34
D3
G12 SQ
35BS
S84
3 D
1G
S2
12
2
3 4 LED7
LTST
-C19
3TBK
T-AC
LTST
-C19
5KG
JRKT
LED6
1
6.3VC2
5910
00nF
R249
1M 1%
P3.3
V_AU
X
1
2
P3.3
V_M
ICO
M
475
R241
1%
LED2
LTST
-C19
3TBK
T-AC
1%47
5R2
33
1%R2
3847
5
LTST
-C19
3TBK
T-AC
LED1
1
2
1%
U14
7SZ1
45 + - 3
24
475
R239
R232
10K
1%LT
ST-C
193T
BKT-
ACLE
D3
1
2KB
C3_N
UMLE
D#
KBC3
_SCL
ED#
WLO
N_LE
D#
KBC3
_CAP
SLED
#
CHP3
_SAT
ALED
#
KBC3
_LED
_ACI
N#
KBC3
_LED
_CHA
RGE#
KBC3
_LED
_PO
WER
#
8-48
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
48 o
f 55
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
3
4
ELEC
TRO
NICS
4
C
SA
MS
UN
G
B
2
D
SAM
SUNG
PRO
PRIE
TARY
1
A
LID_
SWIT
CH
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RS
B
3
C
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
1
D
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
2
A
100n
FC5
41
P3.3
V_M
ICO
M
3G
NDOUT
PUT
21
SUPP
LY
10V
P3.3
V_M
ICO
M
1009
-001
010
A321
2ELH
/HED
55XX
U12
U3
LID3
_SW
ITCH
#
1%R538
20K
8-49
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
49 o
f 55C
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
A
SAM
SUNG
PRO
PRIE
TARY
B
C
(321
~ 3
59KH
z)
A
2
4
ELEC
TRO
NICS
4
1
15m
ohm
32
D
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RS
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
D
31
B
SA
MS
UN
G
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
DD
R2
Pow
er
P1.8
V_AU
X
31 2
R608
5%10
D506 BA
T54A
R168
0
G_D
DR
R170
0 nost
uff
R610
EC5
220u
F2.
5VAD
10
10R609
C231
1nF
50V
1nF
C206
715K
1%R176
25V
P0.9
V
50V
G_D
DR
C656
4700
nF-X
5R
1%R174
100K
MM
BD41
48D1
3
nost
uff
13
VDC
P0.9
V
P1.8
V_AU
X
25V
C657
100n
F
50V
1nF
C655
AL
P1.8
V_AU
X
EC51
168
uF25
V
R653
3.3
1000
nF6.
3VC609
G_D
DR
1nF
INST
PAR
SHO
RT50
3
50V
nost
uff
C204
C203
nost
uff
50V
10R171
1nF
VDC
R175 5%10
20K
R173
1%
1%
G_D
DRG
_DDR
G_D
DR
R651
13K
2203
-006
890
C202
6.3V
1000
0nF-
X5R
50V
6.3V1000
nFC6
06
P5.0
V_AU
X1n
F nost
uff
C205
D17
8 D2
2G
1S
SI48
04BD
Y-T1
-E3
Q50
8-2
D15
6 D2
4G
3S
SI48
04BD
Y-T1
-E3
Q50
8-1
C201
1000
0nF-
X5R
6.3V
R197
1K 1%
AL2.5V330u
FEC
6
nost
uff
nost
uff
2402
-001
168
R172
470K
0R1
98
P5.0
V_AU
X
SIQ
1048
-3R9
L510
G_D
DR
3.9u
H
C654
1nF
0R1
69
1%R6
525.
11K
50V
R167
0
G_D
DR
G_D
DR
5VC
CA
VDDP
20
VDDQ
S3 4
VSSA
VTTE
N11 13
VTTI
N_1
12VT
TIN_
2
VTTS
10
VTT_
115
VTT_
214
BST
249
COM
P
23DH
19DL
1EN
_PSV
FB6
ILIM
21 22LX
PGD
7
PGND
_118
PGND
_217 16
PGND
_3
8RE
F
25TH
ERM
TON
2
1203
-003
765
U8 SC48
6IM
LTRT
6.3V
C207
1000
nFC6
08
6.3V1000
nF
nost
uff
R199
0
1000
nFC6
076.
3V
MEM
1_VR
EF
AUX5
_PW
RGD
CHP3
_SLP
S4#
CHP3
_SLP
S4#
KBC3
_PW
RON
AUX5
_PW
RGD
8-50
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
50 o
f 55
3 3
4
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RS
P5V
OCP
(Typ
) : 1
0.3A
P3.3
V O
CP(T
yp) :
6.8
A
SA
MS
UN
G
RdsO
n 16
.5m
ohm
2
1
18 m
ohm
ELEC
TRO
NICS
D
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
SAM
SUNG
PRO
PRIE
TARY
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
1
RdsO
n 30
moh
m
CC
(8A)
P3.3
V_AU
X &
P5.0
V_AU
X
B
2
5V /
3.3V
: 28
0KHz
/ 43
0KHz
(3.5
A)
TONS
EL V
REF2
D
A
B
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
18 m
ohm
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
A
4
10V
C653
100n
F
47K
R219
P3.3
V_AU
X
6.3VC7
2210
00nF
P5.0
V_AL
W
2203
-006
890
1000
0nF-
X5R
C721
6.3V
G_P
3.3V
C686
1nF
50V
25V
C720
100n
F
L509
SIQ
1048
-3R9
3.9u
H
R223
11.8
K1%
nost
uff
30.1
KR2
26
1%
Q51
0-1
SI48
04BD
Y-T1
-E3
7D1
D28
G 2S
1
VDC
Q51
0-2
SI48
04BD
Y-T1
-E3
5 D1
D26
G 4S
3
4700
nF-X
5RC6
87
P5.0
V_AL
W
25V
VO1
8 VO2
4 VREF2
VREG3 19
21VREG5
2402
-001
120
AL6.3V330u
FEC
4
PGO
OD1
3011
PGO
OD2
32SK
IPSE
L31
TONS
EL
20V5FILT
VBST
128
13VB
ST2
3 VFB1
6 VFB2
22VIN
1
DRVL
216
29EN
1EN
212
EN3
109EN
5
5 GND
LL1
2615
LL2
33PA
D
24PGND1
17PGND2
2 COMP1
7 COMP2
23CS1
18CS2
27DR
VH1
DRVH
214
25DR
VL1
1203-004687
TPS5
1120
RHBR
U13
50V
C192
1nF
INST
PAR
SHO
RT51
3
2203
-006
890
1000
0nF-
X5R
C723
6.3V
1nF
C718
50V
0
R244 13
K
R220
1%
nost
uff
P5.0
V_FI
LT
G_P
3.3V
1%R222
27.4
K
78 D4
G 4S1 1
2S2S3 3
R228
0
nost
uff
Q50
7AP
6680
AGM
D156 D2
D3
5 D16 D2
D378 D4
4G
S1 12S2
S3 3
AP66
80AG
MQ
511
G_P
3.3V
G_P
3.3V
3.3
R227
R245
5.1
1%
1% nost
uff
VDC
1MR224
8.2K
R246 5%
R674
0
1%R247
100K
1%
R243
100K
50V
C685
1nF
G_P
3.3V
G_P
3.3V G
_P3.
3V
25V
4700
nF-X
5RC7
19
P5.0
V_FI
LT
2402
-001
120
AL6.3V330u
FEC
8
1%7.5K
R225
R673 3.3
10V
C229
100n
F
50V
50V
nost
uff
C246
0.1n
FC2
450.
047n
F
25V
C247
100n
F
100K
1%R221
SIQ
1048
-3R9
3.9u
HL5
08
P3.3
V_M
ICO
M
P5.0
V_AU
X
AL
P5.0
V_FI
LT
EC51
268
uF25
V
AUX5
_PW
RGD
KBC3
_SUS
PWR
8-51
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
51 o
f 55
CHIP
SET
POW
ER(P
1.5V
_AUX
& P
1.05
V)
2
SAM
SUNG
ELE
CTRO
NICS
CO
’S P
ROPE
RTY.
EXCE
PT A
S AU
THO
RIZE
D BY
SAM
SUNG
.
(3A)
1
A
BB
A
DO N
OT
DISC
LOSE
TO
OR
DUPL
ICAT
E FO
R O
THER
S
SAM
SUNG
CC
COM
-22C
-015
(199
6.6.
5) R
EV. 3
PRO
PRIE
TARY
INFO
RMAT
ION
THAT
IS
SAM
SUNG
PRO
PRIE
TARY
3
2
D
(6.5
A)
4 4
3
THIS
DO
CUM
ENT
CONT
AINS
CO
NFID
ENTI
AL
15m
ohm
E:/m
onte
vina_
stan
dard
_ddr
3_Re
v0.3
/des
ign_
bloc
ks/P
WR_
MV_
Cant
iga_
Int
D
RDSo
n M
ax =
30m
ohm
RDSo
n M
ax =
30m
ohm
ELEC
TRO
NICS
10V100n
FC2
39
G_P
1.05
V
VDC
G_P
1.05
V
6.3VC2
3810
000n
F-X5
R
2203
-006
890
G_P
1.05
V
nost
uff
0R187
25V
100n
FC6
80
10nF
C220
25V
G_P
1.05
V
P1.5
V
G_P
1.05
V50V
1nF
C222
1%7.5K
R648
2203
-006
890
1000
0nF-
X5R
C223 6.3V
3.3
R215
C679
4700
nF-X
5R25
V
G_P
1.05
V
4700
nF-X
5RC6
82
G_P
1.05
V
25V
10V
G_P
1.05
VC225
100n
F
SI48
04BD
Y-T1
-E3
Q50
6-1
D1 78 D2
2G
1S
2.2u
HL5
07
SIQ
1048
-2R2
PGD2
9RT
N
6SS
113
SS2
10TO
N
3VD
D116
VDD2
7VO
UT1
12VO
UT2
DL2
5EN
114
EN2
8FB
111
FB2
23IL
IM1
20IL
IM2
1LX
118
LX2
25PA
D
22PG
D121
1203
-004
685
U511
BST1
217
BST2
24DH
119
DH2
4DL
115
SI48
04BD
Y-T1
-E3
Q50
9-1
D17
8 D2
2G
1S
SC41
5MLT
RT
10V
100n
FC6
51
20K
R647
1%
1%R1
88 10K
25V
100n
FC2
40
10V
100n
FC6
4850
V
C649 1n
F
ALEC51
468
uF25
V
C221 10
0nF
10V
0R186
20K
R214
1%
R213
2K
10nF
C652
25V
1%
C681 10
0nF
25V
AD2.5V220u
FEC
506
2409
-001
159
0.03
5OHM
20K
R670R6
69
1%3.3
nost
uff
G_P
1.05
V1KR1
9010
0nF
C224 10
V
VDC
G_P
1.05
V
20K
R646
1%
SI48
04BD
Y-T1
-E3
Q50
9-2
D15
6 D2
4G
3S
nost
uff
D14
BAT5
4A
31
2
25VC6
504.
7nF
SI48
04BD
Y-T1
-E3
Q50
6-2
D1 56 D2
4G
3S
1%3.01
KR6
49
10V100n
FC2
56
R185 1M 1%
P3.3
V
R160
8-SH
ORT
SHO
RT2
P1.0
5V
G_P
1.05
V
25V
C683 10
0nF
P5.0
V_AU
X
EC7
330u
F2.
5VAL 24
02-0
0116
8
20K
R189 1%
G_P
1.05
V
G_P
1.05
V
VDC
3.9u
HL5
06
SIQ
1048
-3R9
50V
C647
1nF
1nF
VCCP
3_PW
RGD
KBC3
_PW
RON
KBC3
_VRO
N
KBC3
_PW
RON
50V
C684
8-52
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
52 o
f 55
1
4
C
3
C
SAM
SUNG
ELE
CTRO
NICS
CO
’S P
ROPE
RTY.
4
ELEC
TRO
NICS
To e
nhan
ce
THIS
DO
CUM
ENT
CONT
AINS
CO
NFID
ENTI
AL
( 2.3
9V )
DO N
OT
DISC
LOSE
TO
OR
DUPL
ICAT
E FO
R O
THER
S
A
B
VCHG
=12.
597V
EMI
B
22
(ACT
IVE
LOW
)
COM
-22C
-015
(199
6.6.
5) R
EV. 3
D
DMB
perfo
rman
ce (0
6031
0)
A
IPRE
CHG
=0.2
7A
15.1
5V@
1.26
4V
E:/m
onte
vina_
stan
dard
_ddr
3_Re
v0.3
/des
ign_
bloc
ks/P
WR_
MV_
Char
ger_
Isl6
256a
EXCE
PT A
S AU
THO
RIZE
D BY
SAM
SUNG
.
PRO
PRIE
TARY
INFO
RMAT
ION
THAT
IS
SAM
SUNG
ICHG
=1.3
8A
FOR
2000
mAh
D
SAM
SUNG
PRO
PRIE
TARY
(1.2
6V)3
CHAR
GER
& P
OW
ER M
ANAG
EMEN
T
ICHG
=2.5
6A
FOR
4000
mAh
1
25V4700nF-X5R C534
2S1
16V
C26
10nF
Q2-
1FD
S493
5A_N
L
7 D1D28
G
25V
C23
100n
F
B501
HU-1
M20
12-1
21JT
C5364700nF-X5R25V
100n
FC3
25V
1%R27
100K
nost
uff
VDC_
ADPT
100K
R10
1%
nost
uff
R32
100K
1%
13
2
1%43.2
KR2
VDC_
ADPT
D5BAV99LT1
1%475K
R38
SHO
RT50
1IN
STPA
R
nost
uff
56 D2
4G
3S
100
R40
1%
312
G_C
HG
SI48
04BD
Y-T1
-E3
Q50
0-2
D1
BAT5
4AD4
1%
R70.
033
1W
25V
C27
100n
F
EC50
068
uF25
VAL
VREF
16V
C43
10nF
G_C
HG
P3.3
V_M
ICO
M
BLM
18PG
181S
N1B3
10V
C41
100n
F
1%R507
100K
B500
HU-1
M20
12-1
21JT
3D1
8 7D2 D3
6 5D4
4GS1
1 2S2 S3
1nF
C5
AP44
35G
MQ
3
nost
uff
50V
C25
6.8n
F50
V
R36
10K
B502
HU-1
M20
12-1
21JT
1%150K
R30
S
1%R29
200K
SI48
04BD
Y-T1
-E3
Q50
0-1
D17
8 D2
2G
1
25VC5
0110
nF
1%100
R31
nost
uff
300K
1%R545
R60
300K
1%
G_C
HG
25V
100n
FC5
11
Q5
D3
1G
2S
VDC
G_C
HG
RHU0
02N0
6
R531
27.4
K1%
23
P3.3
V_M
ICO
M
JACK
-DC-
POW
ER-3
PJ5
00 3722
-001
175
1
G_C
HG
0R530
1KR532
1%
R529
5.1
1%
G_C
HG
0.1n
F50
VC7
4700nF-X5R C53725V
R501
0
R502
100K
nost
uff
G_CHG
1%
10K
R33
1%
B2 BLM
18PG
181S
N1
5 D1D26
G4S3
G_C
HG
Q2-
2FD
S493
5A_N
L
BAV99LT1D6
13
2
G_C
HGG
_CHG
2.2
R526
G_C
HG
25V
C532
1000
nF
R59
39.2
K1%
R58
0
G_C
HG
G_C
HG
C8
Q1
3D
G 1S
2
50V
0.1n
F
100
R39
RHU0
02N0
6
25V
nost
uff
G_C
HG
1%
100n
FC4
2
25V
C509
4700
nF-X
5R10
0nF
C500
25V
R1 300K
1%
50V
0.1n
F
12345
C6
BATT
-CO
NN-5
PJ5
05
3711
-006
037
1%
10R9
20K
R528
R34
10K
nost
uff
1%
nost
uff
10R8
R3 10K
10K
R37
25V
D2 B340
Ano
stuf
f1
2
C24
1000
nF
1%10R56
nost
uff
C533
1nF
50V
8.2u
HL5
00
PCM
B063
T-8R
2MS
47K
R28
1%
22R527
G_C
HG
3.3
R26
50V
C530
1nF
3D
G 1S
2
25VC5
0310
00nF
Q4
RHU0
02N0
6
G_C
HG
G_C
HG
VREF
VDC
R508
0.02
1W 1%
Q9
SI23
07BD
S-T1
-E3
D3
1G
2S
B4 BLM
18PG
181S
N1
nost
uff
R544
1%300K
R11
150K
1%
R509470K
VREF
C5354700nF-X5R25V
BGAT
E
BGAT
E
25V
C510
C538100nF25V
4700
nF-X
5R
PGND
16PH
ASE
18SG
ATE
29TH
ERM
15UG
ATE
9VA
DJ
4VC
OM
P
VDD
2613VD
DP
6VR
EF
CSIP
22CS
ON
21CS
OP
25DC
IN
24DC
PRN
28DC
SET
1EN
10G
ND
5IC
M
ICO
MP
3
12LG
ATE
11
8AC
LIM
23AC
PRN
27AC
SET
17BG
ATE
14BO
OT
2CE
LLS
7CH
LIM
CSIN
2019 P3
.3V_
MIC
OM
U2 ISL6
256A
HRZ-
T
1203
-004
471
G_C
HG
100n
FC5
31
25V
R57
10 1%
1%
VREF
nost
uff
475K
R35
BAT3
_SM
DATA
#KB
C3_S
MDA
TA#
BAT3
_SM
CLK#
KBC3
_SM
CLK#
BAT3
_DET
ECT#
BAT3
_SM
CLK#
BAT3
_SM
DATA
#
KBC3
_CHG
EN
KBC3
_PRE
CHG
ADT3
_SEL
#
ADT3
_SEL
#
KBC3
_CHG
2000
8-53
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
53 o
f 55
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RSEX
CEPT
AS
AUTH
ORIZ
ED B
Y SA
MSUN
G.
48.05 mm
Odd
Pin
s : T
op s
ide
1
B
1
SAM
SUNG
PRO
PRIE
TARY
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
4 4
A
Min
i PCI
Exp
ress
Car
d
A
B
C
23
SA
MS
UN
GEL
ECTR
ONI
CS
50.95 mm
32
DD
Pin
1
30.0
0 m
m
C
Top
WLA
N, 7
mm
Even
Pin
s : B
otto
m S
ide
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
0.01
2nF
C232
50V
R634 10K 1%
P3.3
V
36
WAK
E*1
20W
_DIS
ABLE
*
R202
10K
1%
43RS
VD_1
545
RSVD
_16
47RS
VD_1
749
RSVD
_18
51
RSVD
_25
SIM
_CLK
_C3
12SI
M_D
ATAI
O_C
710
SIM
_RES
ET_C
214
SIM
_RSV
D_C4
19SI
M_R
SVD_
C817
SIM
_VCC
_C1
8
SIM
_VPP
_C6
16
SMB_
CLK
30 32SM
B_DA
TA
USB_
D+38
USB_
D-
P1.5
V_2
48P1
.5V_
3
2P3
.3V_
1
52P3
.3V_
2
24P3
.3V_
AUX
PERN
023
PERP
025
PERS
T*22
PETN
031
PETP
033
REFC
LK+
13RE
FCLK
-11
RSVD
_13 37
RSVD
_11
RSVD
_12
39RS
VD_1
341
RSVD
_14
40
GND
_12
50
GND
_29
GND
_315
GND
_418
GND
_521
GND
_626
GND
_727
GND
_829
GND
_934
LED_
WLA
N*44
LED_
WPA
N*46
LED_
WW
AN*
42 53M
NT1
MNT
2546
P1.5
V_1
28
MIN
ICAR
D-52
PJ5
16
3709
-001
470
7CL
KREQ
*
4G
ND_1
GND
_10
35
GND
_11
R595
0
R666
0
R236
0
0R636
P3.3
V
LENG
TH
HEAD
DIA
M50
2
R635
0
0R6
65
3D
G 1S
2
P3.3
V
P3.3
V
P3.3
V
Q26
RHU0
02N0
6
100n
FC2
10
P3.3
V
6.3V
C211
1000
0nF
100n
FC1
87C1
8810
0nF
6.3V
C189
1000
0nF
0R633
DIA
HEAD
LENG
TH
R664
M50
3
0
10V100nFC212
P3.3
V_AU
X
0R2
37
WLO
N_LE
D#
KBC3
_RFO
FF#
SIM
3_C7
DATA
SIM
3_C2
RST
SIM
3_C4
DET
KBC3
_RFO
FF#
SIM
3_C1
VCC
SIM
3_C6
VPP
SIM
3_C3
CLK
USB3
_P2-
USB3
_P2+
SMB3
_CLK
SMB3
_DAT
A
PEX1
_MIN
IRXN
1PE
X1_M
INIR
XP1
PLT3
_RST
#
PEX1
_MIN
ITXN
1PE
X1_M
INIT
XP1
CLK1
_MIN
IPCI
ECL
K1_M
INIP
CIE#
MIN
3_CL
KREQ
#
8-54
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
54 o
f 55
PLL
BASE
CLO
CK S
ELEC
TIO
N
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.
2
Low
Enab
le
3
P3.3
V_M
CD d
istan
ce b
etwe
en R
5U88
0 an
d so
cket
sho
uld
be le
ss th
an 2
inch
es
DO N
OT D
ISCL
OSE
TO O
R DU
PLIC
ATE
FOR
OTHE
RS
D
4
B
Conn
ecte
d to
GND
4
C
Conn
ecte
d to
VCC
3
1
12M
Hz
ELEC
TRO
NICS
2
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
D
40m
il pat
tern 1
SD W
rite
Prot
ec S
elec
tion
40m
il pat
tern
SA
MS
UN
G
SAM
SUNG
PRO
PRIE
TARY
Conn
ecte
d to
VCC
C A
High
Ena
ble
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
MSE
L5
MSE
L7
48M
Hz
40
mil t
race
for m
edica
car
d so
cket
gro
und
Conn
ecte
d to
GND
B A
1%R2
0549
.9
C233
10V
100n
FP3.3
V_M
CD
0.01
nF
nost
uffP3
.3V_
MCD
50V
0.5p
F
C629
10V
100n
FC6
32
1%R2
0349
.9
nost
uff
0.01
nFC2
14
50V
0.5p
F
nost
uff
10V
2200
nFC2
34
0.01
nFC6
280.
5pF
50V
1MR1
801%
nost
uff
10V
C191
100n
F
1%33
R637
REXT
SDCD
#21
SMCD
#19
V18
13
VCC
3
VDD
1VD
DH14
VDD_
U10
XDCD
#22
XI7
XO8
DP GND
6G
NDH
17
GND
_U9
GND
_VDD
48
GPO
N629
MS_
INS
18
NC_1
11NC
_212
READ
ER_E
N16
RESE
T#47 2
CFD5
_SDD
135
CFD6
_SDD
236
CFD7
_SDD
337
CFD8
_SDD
4_XD
D038
CFD9
_SDD
5_XD
D139
CFRD
#_XD
CE#
25CF
RESE
T_XD
WR#
23CF
WR#
_XDR
D#24
CFW
T#46
5DM
4
CFD0
_MSD
0_SD
CMD
30
CFD1
0_SD
D6_X
DD2
40CF
D11_
SDD7
_XDD
341
CFD1
2_XD
D442
CFD1
3_XD
D543
CFD1
4_XD
D644
CFD1
5_XD
D745
CFD1
_MSD
1_XD
WP#
31CF
D2_M
SD2_
SDW
P32
CFD3
_MSD
3_XD
RB#
33CF
D4_S
DD0
34
U10
AU63
71
0904
-002
225
CARD
_PO
WER
15
CFAD
0_SD
CLK_
MSB
S28
CFAD
1_M
SCLK
_XDC
LE27
CFAD
2_XD
ALE
26
CFCD
#20
50V
MNT
315
MNT
4
4VD
D
VSS1
3 6VS
S2
11W
P
0.01
8nF
C236
10CDCD
_DAT
A315
CLK
CMD
2
DATA
07
DATA
18
DATA
29 12
MNT
113
MNT
214
EDG
E-SD
-11P
JMUL
TI1
3709
-001
526
1000
nF-X
5RC1
906.
3V
5%R1
8133
0 47K
R146
1000
nF-X
5RC6
30
6.3V
100n
FC6
31 10V
12M
Hz
1
2
100n
FC2
13
Y2
2801
-004
666
10V
1%R2
0649
.9
R204
49.9
1%
P3.3
V
1%
150K
R638
1%10K
R179
10V
C633
100n
F
C235
0.01
8nF
50V
0no
stuf
fR1
82
USB3
_P1+
PLT3
_RST
#
MCD
3_SD
DAT1
MCD
3_SD
DAT3
MCD
3_SD
WP
CLK3
_FM
48
MCD
3_SD
CMD
MCD
3_SD
DAT1
MCD
3_SD
DAT2
MCD
3_SD
DAT3
MCD
3_SD
DAT0
MCD
3_SD
CLK
MCD
3_SD
CD#
MCD
3_SD
WP
MCD
3_SD
DAT0
MCD
3_SD
DAT2
MCD
3_SD
CD#
USB3
_P1-
MCD
3_SD
CLK
MCD
3_SD
CMD
8-55
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
Sam
sung
Conf
iden
tial
SRP
Shee
t Num
ber:
55 o
f 55
POWERSIGNAL 3
2
B
1
ELEC
TRO
NICS
SAMS
UNG
ELEC
TRON
ICS
CO’S
PRO
PERT
Y.DO
NOT
DIS
CLOS
E TO
OR
DUPL
ICAT
E FO
R OT
HERS
C
DD
4SA
MSU
NG P
ROPR
IETA
RY
2
THIS
DOC
UMEN
T CO
NTAI
NS C
ONFI
DENT
IAL
PROP
RIET
ARY
INFO
RMAT
ION
THAT
IS
EXCE
PT A
S AU
THOR
IZED
BY
SAMS
UNG.
1
SA
MS
UN
G
SATA
HDD
CO
NN
SATA
I/F
CONN
AAB
C
4
3
50V
6.3V
nost
uff
C543
1nF
1000
0nF
C557
6.3V
C556
1000
0nF
10V
C555
100n
F10
0nF
C554
10V
10V
C542
100n
F
nost
uff P5
.0V10
000n
FC5
45
6.3V
10V
100n
FC5
44
P3.3
V
TX+
S6S5TX
-S4 S7
GND
3
P4G
ND4
GND
5P5 P6
GND
6
GND
7P1
0
GND
8P1
2
M1
MNT
1M
NT2
M2
P11
RESE
RVE
RX+
S2 S3RX
-
P13
12V_
112
V_2
P14
P15
12V_
3
3.3V
_1P1
3.3V
_2P2 P3
3.3V
_3
5V_1
P75V
_2P8 P9
5V_3
S1G
ND1
GND
2SA
T1_T
XN0
SAT1
_RXN
0
SAT1
_TXP
0
SAT1
_RXP
0
3710
-002
736
JHDD
500
HDD-
22P-
SMD
8-56
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
NC10
Samsung
Confidential
Inde
x_Pa
ge08
/21/
108
17:5
6:36
1Sh
eet1
-----
------
---- R
oot[s
heet1
]Sh
eet2
-----
------
---- R
oot[s
heet2
]Sh
eet3
-----
------
---- R
oot[s
heet3
]Sh
eet4
-----
------
---- R
oot[s
heet4
]Sh
eet5
-----
------
---- R
oot[s
heet5
]Sh
eet6
-----
------
---- R
oot[s
heet6
]Sh
eet7
-----
------
---- R
oot[s
heet7
]Sh
eet8
-----
------
---- R
oot[s
heet8
]Sh
eet9
-----
------
---- R
oot[s
heet9
]Sh
eet1
0 ---
------
------
Roo
t[she
et10]
Shee
t11
------
------
--- R
oot[s
heet1
1]Sh
eet1
2 ---
------
------
Roo
t[she
et12]
Shee
t13
------
------
--- R
oot[s
heet1
3]Sh
eet1
4 ---
------
------
Roo
t[she
et14]
Shee
t15
------
------
--- R
oot[s
heet1
5]Sh
eet1
6 ---
------
------
Roo
t[she
et16]
Shee
t17
------
------
--- R
oot[s
heet1
7]Sh
eet1
8 ---
------
------
Roo
t[she
et18]
Shee
t19
------
------
--- R
oot[s
heet1
9]Sh
eet2
0 ---
------
------
Roo
t[she
et20]
Shee
t21
------
------
--- R
oot[s
heet2
1]Sh
eet2
2 ---
------
------
Roo
t[she
et22]
Shee
t23
------
------
--- R
oot[s
heet2
3]Sh
eet2
4 ---
------
------
Roo
t[she
et24]
Shee
t25
------
------
--- R
oot[s
heet2
5]Sh
eet2
6 ---
------
------
Roo
t[she
et26]
Shee
t27
------
------
--- R
oot[s
heet2
7]Sh
eet2
8 ---
------
------
Roo
t[she
et28]
Shee
t29
------
------
--- R
oot[s
heet2
9]Sh
eet3
0 ---
------
------
Roo
t[she
et30]
Shee
t31
------
------
--- R
oot[s
heet3
1]Sh
eet3
2 ---
------
------
Roo
t[she
et32]
Shee
t33
------
------
--- R
oot[s
heet3
3]Sh
eet3
4 ---
------
------
CK_
Cloc
k_50
5M_I
nt[sh
eet1
]Sh
eet3
5 ---
------
------
The
rmal_
Sens
or_S
MSC
_Em
c210
2[sh
eet1
]Sh
eet3
6 ---
------
------
SOD
IMM
_DDR
2[sh
eet1
]Sh
eet3
7 ---
------
------
SPI
_BIO
S_RO
M_1
6Mbi
t[she
et1]
Shee
t38
------
------
--- P
CIE_
HSDP
A[sh
eet1
]Sh
eet3
9 ---
------
------
MIC
OM_R
enes
as21
10_1
00p[
shee
t1]
Shee
t40
------
------
--- U
SB_I
F_Co
nn[sh
eet1
]Sh
eet4
1 ---
------
------
USB
_IF_
Devi
ces[s
heet1
]Sh
eet4
2 ---
------
------
Oth
er_D
ebug
_80[
shee
t1]
Shee
t43
------
------
--- G
raph
ics_I
F_CR
T[sh
eet1
]Sh
eet4
4 ---
------
------
MIO
_Swi
tch[sh
eet1
]Sh
eet4
5 ---
------
------
KBD
_IF_
Conn
[shee
t1]
Shee
t46
------
------
--- T
ouch
pad_
IF_C
onn[
shee
t1]
Shee
t47
------
------
--- L
ED_S
witch
_Blu
e[sh
eet1
]Sh
eet4
8 ---
------
------
LID
_Swi
tch[sh
eet1
]Sh
eet4
9 ---
------
------
PW
R_M
emor
y[sh
eet1
]Sh
eet5
0 ---
------
------
PW
R_M
V_3V
_5V[
shee
t1]
Shee
t51
------
------
--- P
WR_
MV_
Cant
iga_
Int[s
heet1
]Sh
eet5
2 ---
------
------
PW
R_M
V_Ch
arge
r_Isl
6256
a[sh
eet1
]Sh
eet5
3 ---
------
------
Min
i_PC
IE_C
onn[
shee
t1]
Shee
t54
------
------
--- M
ulti_
MV_
Au63
71[sh
eet1
]Sh
eet5
5 ---
------
------
SAT
A_IF
_Con
n[sh
eet1
]