Download doc - Mtech Lab Format

Transcript

MEC VE 107 – VLSI AND Embedded system Design Lab I Dept: of ECE,VJCET

INVERTER

* SPICE3 file created from invee.ext - technology: scmos.option scale=0.01uvd 3 0 dc 1.8va 1 0 dc pulse(0 1.8 50ps 2ps 2ps 100ps 200ps)

M1000 4 1 3 3 pfet1 w=800 l=200+ ad=320000 pd=2600 as=320000 ps=2600M1001 4 1 0 Gnd nfet1 w=400 l=200+ ad=200000 pd=1800 as=200000 ps=1800C0 1 gnd 4.0fF

.model nfet1 nmos level=1

.model pfet1 pmos level=1

.tran 0ns 1ns

.end

Roll No: 1

MEC VE 107 – VLSI AND Embedded system Design Lab I Dept: of ECE,VJCET

Roll No: 2

MEC VE 107 – VLSI AND Embedded system Design Lab I Dept: of ECE,VJCET

DOMINO

Roll No: 3