A Novel Dimensionally-Decomposed Router for On-Chip Communication in 3D Architectures

Preview:

DESCRIPTION

A Novel Dimensionally-Decomposed Router for On-Chip Communication in 3D Architectures. Author: J. Kim, C. Nicopoulos (Dept. of CSE, PSU) Speaker: Po-Shan Huang ISCA’07. Outline. Introduction Current 3D NoC Architecture Proposed DimDe Router Experimental Results Conclusion. Outline. - PowerPoint PPT Presentation

Citation preview

EE&CSIE

National

Taiwan

University

ARCHIARCHIARCHIARCHI LabLabLabLab

A Novel Dimensionally-Decomposed Router for On-Chip

Communication in 3D Architectures

Author: J. Kim, C. Nicopoulos (Dept. of CSE, PSU)Speaker: Po-Shan HuangISCA’07

ARCHIARCHIARCHIARCHI LabLabLabLab

National

EE&CSIE

Taiwan

University

OutlineOutline

Introduction Current 3D NoC Architecture Proposed DimDe Router Experimental Results Conclusion

ARCHIARCHIARCHIARCHI LabLabLabLab

National

EE&CSIE

Taiwan

University

OutlineOutline

Introduction Current 3D NoC Architecture Proposed DimDe Router Experimental Results Conclusion

ARCHIARCHIARCHIARCHI LabLabLabLab

National

EE&CSIE

Taiwan

University

IntroductionIntroduction

a new 3D NoC router architecture Partially-connected Dimensionally-Decomposed (Dim

De) Router

Characteristics True 3D crossbar structure Varying the number of vertical connections Segmented vertical links in the partially-connected cro

ssbar Hierarchical arbitration scheme for inter-strata transfe

rs Similar to the Row-Column (RoCo) Decoupled Router

nikc
Irrespective of the number of layersused in the implementation, the 3D crossbar allows a single-hop connection between any two layers
nikc
from one to four to emulate anything between a segmented bus and a full crossbar.
nikc
enable concurrent communication between the different layers of the 3D chip
nikc
reduces area and delay complexity
nikc
completely separates East-West and North-South intra-layertraffic through a pre-sorting operation at the input.

ARCHIARCHIARCHIARCHI LabLabLabLab

National

EE&CSIE

Taiwan

University

Face-to-Back bondingFace-to-Back bonding

ARCHIARCHIARCHIARCHI LabLabLabLab

National

EE&CSIE

Taiwan

University

OutlineOutline

Introduction Current 3D NoC Architecture Proposed DimDe Router Experimental Results Conclusion

ARCHIARCHIARCHIARCHI LabLabLabLab

National

EE&CSIE

Taiwan

University

Area and Power Comparisons of the Crossbar Switches

Area and Power Comparisons of the Crossbar Switches

ARCHIARCHIARCHIARCHI LabLabLabLab

National

EE&CSIE

Taiwan

University

3D Symmetric NoC Architecture3D Symmetric NoC Architecture

7x7 crossbar

ARCHIARCHIARCHIARCHI LabLabLabLab

National

EE&CSIE

Taiwan

University

3D NoC-Bus Hybrid Architecture3D NoC-Bus Hybrid Architecture

6x6 crossbar

ARCHIARCHIARCHIARCHI LabLabLabLab

National

EE&CSIE

Taiwan

University

A True 3D NoC RouterA True 3D NoC Router

ARCHIARCHIARCHIARCHI LabLabLabLab

National

EE&CSIE

Taiwan

University

A True 3D NoC Router (cont.)A True 3D NoC Router (cont.)

ARCHIARCHIARCHIARCHI LabLabLabLab

National

EE&CSIE

Taiwan

University

OutlineOutline

Introduction Current 3D NoC Architecture Proposed DimDe Router Experimental Results Conclusion

ARCHIARCHIARCHIARCHI LabLabLabLab

National

EE&CSIE

Taiwan

University

3D DimDe NoC Architecture3D DimDe NoC Architecture

ARCHIARCHIARCHIARCHI LabLabLabLab

National

EE&CSIE

Taiwan

University

3D DimDe NoC Architecture3D DimDe NoC Architecture

ARCHIARCHIARCHIARCHI LabLabLabLab

National

EE&CSIE

Taiwan

University

3D DimDe NoC Architecture3D DimDe NoC Architecture

ARCHIARCHIARCHIARCHI LabLabLabLab

National

EE&CSIE

Taiwan

University

OutlineOutline

Introduction Current 3D NoC Architecture Proposed DimDe Router Experimental Results Conclusion

ARCHIARCHIARCHIARCHI LabLabLabLab

National

EE&CSIE

Taiwan

University

Simulation PlatformSimulation Platform

Server workloads TPC-C SAP

Memory traces SPLASH

Simulator Simics

The baseline configuration Solaris 9 Operating system eight UltraSPARC III cores

ARCHIARCHIARCHIARCHI LabLabLabLab

National

EE&CSIE

Taiwan

University

Simulation Platform (cont.)Simulation Platform (cont.)

Energy Model Register-Transfer Level (RTL) Verilog Synopsys Design Compiler

TSMC 90 nm standard cell library

ARCHIARCHIARCHIARCHI LabLabLabLab

National

EE&CSIE

Taiwan

University

Impact of the Number of Vertical Bundles on Performance

Impact of the Number of Vertical Bundles on Performance

Two vertical links instead of more

ARCHIARCHIARCHIARCHI LabLabLabLab

National

EE&CSIE

Taiwan

University

Simulation ResultSimulation Result

Latency and throughput improvements of over the other 3D architectures

Latency Throughput

ARCHIARCHIARCHIARCHI LabLabLabLab

National

EE&CSIE

Taiwan

University

ConclusionConclusion

Energy reduction within Slight performance overhead Small crossbar and simple design reduce about

26% in terms of EDP Within 5% overhead

Recommended