19
7/21/2019 AXI Verification Plan http://slidepdf.com/reader/full/axi-verification-plan 1/19 AMBA AXI  Verification Plan Version 0.2, 27 th  January 2009 Copyright Information Please keep the latest version on top

AXI Verification Plan

Embed Size (px)

DESCRIPTION

A typical verification plan for AXI

Citation preview

Page 1: AXI Verification Plan

7/21/2019 AXI Verification Plan

http://slidepdf.com/reader/full/axi-verification-plan 1/19

AMBA AXI

 Verification Plan

Version 0.2, 27th January 2009

Copyright Information

Please keep the latest version on top

Page 2: AXI Verification Plan

7/21/2019 AXI Verification Plan

http://slidepdf.com/reader/full/axi-verification-plan 2/19

Ver Change

Desription

!etions Date "uthor #evie$er%s&

0.' Initial Draft "ll

0.2 (p)ate) signal

)iagram, signal

list, heker list,overage. )ire*

tory struture.

2.'.', 2.'.2,

+.+, +..+, +.-,

-

#eferene

 "/" "I Protool v'.0 !peifiation

1 #euse etho)ology version 2.0 %e#&

Inten)e) "u)iene

his )oument is inten)e) for Pro3et anagers, Design eam, Verifiation an) Vali)ation

eam.

a4le of Contents

#evision 5istory................................................................................................................................ ii

#eferene........................................................................................................................................ ii

Inten)e) "u)iene.................................................................................................................... ii

Purpose of this Doument................................................................................................................ -

!ope of this Doument................................................................................................................... -

Definitions, "44reviation an) "ronyms............................................................................................ -

' Intro)ution................................................................................................................................ 6

2 D( Interfae............................................................................................................................ 6

2.' op Interfae.................................................................................................................6

2.'.' !ignal /lok Diagram................................................................................................6

2.'.2 Interfae !ignal Desription.......................................................................................9

2.'.+ eature 8ist..............................................................................................................''

2.'.+.' !ingle aster!lave.............................................................................................''

2.'.+.2 (nsupporte) eatures:...........................................Error! Bookmark not defined.

+ Verifiation !etup.....................................................................................................................'2

+.' Verifiation !trategy....................................................................................................'2

Page 3: AXI Verification Plan

7/21/2019 AXI Verification Plan

http://slidepdf.com/reader/full/axi-verification-plan 3/19

+.2 Verifiation "pproah..................................................................................................'2

+.+ Verifiation "rhiteture..............................................................................................'+

+. 1nvironment Components...........................................................................................'+

+..' ";i<ev<top * 1nvironment op...............................................................................'

+..2 1nv..........................................................................................................................'

+..+ "gent.......................................................................................................................'+.- Coverage etris........................................................................................................'=

+.-.' untional Coverage...............................................................................................'=

ools (se)..............................................................................................................................'9

- Diretory ile !truture...........................................................................................................20

Page 4: AXI Verification Plan

7/21/2019 AXI Verification Plan

http://slidepdf.com/reader/full/axi-verification-plan 4/19

8ist of igures

Purpose of this Doument

he purpose of this )oument is to provi)e $ith the Verifiation Plan for the "/" "I /us Protool.

!ope of this Doument

his Doument overs the Verifiation etho)ology for "/" "I /us Protool mo)ule using !peman.

Definitions, "44reviation an) "ronyms

he terms in use in the )oument are e;plaine) e;pan)e) 4elo$.

 "ronym Desription

 "/" ")vane) iroontroller /us "rhiteture

Page 5: AXI Verification Plan

7/21/2019 AXI Verification Plan

http://slidepdf.com/reader/full/axi-verification-plan 5/19

 "I ")vane) etensi4le Interfae

Page 6: AXI Verification Plan

7/21/2019 AXI Verification Plan

http://slidepdf.com/reader/full/axi-verification-plan 6/19

 "/" "I

' Intro)ution

he "/" "I protool is targete) at high*performane, high*fre>ueny system )e*

signs an) inlu)es a num4er of features that make it suita4le for a high*spee) su4*miron interonnet.he o43etives of the latest generation "/" interfae are to:? 4e suita4le for high*4an)$i)th an) lo$*lateny )esigns? ena4le high*fre>ueny operation $ithout using omple; 4ri)ges? meet the interfae re>uirements of a $i)e range of omponents? 4e suita4le for memory ontrollers $ith high initial aess lateny? provi)e fle;i4ility in the implementation of interonnet arhitetures? 4e 4ak$ar)*ompati4le $ith e;isting "5/ an) "P/ interfaes.

2 D( Interfae

2.' op Interfae

2.'.' !ignal /lok Diagram

Master

Page 7: AXI Verification Plan

7/21/2019 AXI Verification Plan

http://slidepdf.com/reader/full/axi-verification-plan 7/19

DW_axi_gm Interface Diagram

Slave

Page 8: AXI Verification Plan

7/21/2019 AXI Verification Plan

http://slidepdf.com/reader/full/axi-verification-plan 8/19

DW_axi_gs Interface Diagram

2.'.2 Interfae !ignal Desription

Consi)ering "I as aster 

!ignal @ame Diretion !iAe Desription

 "C8B ( 'lo4al lok signal. "ll signals are sample) on the ris*ing e)ge of the glo4al lok.

 "#1!1n ( ' lo4al reset signal. his signal is ative 8E.

Page 9: AXI Verification Plan

7/21/2019 AXI Verification Plan

http://slidepdf.com/reader/full/axi-verification-plan 9/19

 "EID (

Erite a))ress ID. his signal is the i)entifiation tagfor the $rite a))ress group of signals.

 "E"DD# ( +2

Erite a))ress. he $rite a))ress 4us gives the a)*)ress of the first transfer in a $rite 4urst transation.he assoiate) ontrol signals are use) to )eterminethe a))resses of the remaining transfers in the 4urst.

 "E81@ ( /urst length. he 4urst length gives the e;at num4erof transfers in a 4urst. his information )etermines the

num4er of )ata transfers assoiate) $ith the a))ress.

 "E!IF1 ( +/urst siAe. his signal in)iates the siAe of eah trans*fer in the 4urst. /yte lane stro4es in)iate e;atly$hih 4yte lanes to up)ate.

 "E/(#! ( 2/urst type. he 4urst type, ouple) $ith the siAe infor*mation, )etails ho$ the a))ress for eah transfer $ith*in the 4urst is alulate).

 "E8CB ( 28ok type. his signal provi)es a))itional informationa4out the atomi harateristis of the transfer.

 "EC"C51 ( Cahe type. his signal in)iates the 4uffera4le,ahea4le, $rite*through, $rite*4ak, an) alloate at*tri4utes of the transation

 "EP# ( +

Protetion type. his signal in)iates the normal, privi*lege), or seure protetion level of the transation an)$hether the transation is a )ata aess or an instru*tion aess.

 "EV"8ID ( '

Erite a))ress vali). his signal in)iates that vali)$rite a))ress an) ontrolinformation are availa4le:' G a))ress an) ontrol information availa4le0 G a))ress an) ontrol information not availa4le.he a))ress an) ontrol information remain sta4le un*til the a))ress akno$le)ge signal,

AWREADY, goes 5I5.

 "E#1"DH I@ '

Erite a))ress rea)y. his signal in)iates that the

slave is rea)y to aept an a))ress an)assoiate) ontrol signals:

' G slave rea)y 0 G slave not rea)y.

EID (

Erite ID tag. his signal is the ID tag of the $rite )atatransfer. he WID value must math

the AWID value of the $rite transation.

ED"" ( +2Erite )ata. he $rite )ata 4us an 4e =, '6, +2, 6,

'2=, 2-6, -'2, or '02 4its $i)e.

E!#/ (

Erite stro4es. his signal in)iates $hih 4yte lanes toup)ate in memory. here is one$rite stro4e for eah eight 4its of the $rite )ata 4us.

herefore, WSRBn" orrespon)s

to WDAA#$ n% & '(#$ n%".

E8"! ( 'Erite last. his signal in)iates the last transfer in a

$rite 4urst.

EV"8ID ( '

Erite vali). his signal in)iates that vali) $rite )ataan) stro4es are availa4le:' G $rite )ata an) stro4es availa4le

0 G $rite )ata an) stro4es not availa4le.

E#1"DH I@ '

Erite rea)y. his signal in)iates that the slave anaept the $rite )ata:' G slave rea)y

0 G slave not rea)y.

/ID I@ #esponse ID. he i)entifiation tag of the $rite re*sponse. he BID value must math the

Page 10: AXI Verification Plan

7/21/2019 AXI Verification Plan

http://slidepdf.com/reader/full/axi-verification-plan 10/19

AWID value of the $rite transation to $hih the slave

is respon)ing.

/#1!P I@ 2

Erite response. his signal in)iates the status of the$rite transation. he allo$a4le

responses are B"H, 1B"H, !8V1##, an) D1*

C1##.

/V"8ID I@ '

Erite response vali). his signal in)iates that a vali)$rite response is availa4le:' G $rite response availa4le

0 G $rite response not availa4le.

/#1"DH ( '

#esponse rea)y. his signal in)iates that the masteran aept the response information.' G master rea)y

0 G master not rea)y.

 "#ID (

#ea) a))ress ID. his signal is the i)entifiation tagfor the rea) a))ress group of 

signals.

 "#"DD# ( +2

#ea) a))ress. he rea) a))ress 4us gives the initial

a))ress of a rea) 4urst transation.nly the start a))ress of the 4urst is provi)e) an) theontrol signals that are issue)alongsi)e the a))ress )etail ho$ the a))ress is alu*late) for the remaining transfers in

the 4urst.

 "#81@ (

/urst length. he 4urst length gives the e;at num4erof transfers in a 4urst. his

information )etermines the num4er of )ata transfers

assoiate) $ith the a))ress.

 "#!IF1 ( +

/urst siAe. his signal in)iates the siAe of eah trans*

fer in the 4urst.

 "#/(#! ( 2

/urst type. he 4urst type, ouple) $ith the siAe infor*mation, )etails ho$ the a))ress for 

eah transfer $ithin the 4urst is alulate).

 "#8CB ( 2

8ok type. his signal provi)es a))itional informationa4out the atomi harateristis

of the transfer.

 "#C"C51 (

Cahe type. his signal provi)es a))itional informationa4out the ahea4le

harateristis of the transfer.

 "#P# ( + Protetion type. his signal provi)es protetion unit in*formation for the transation.

 "#V"8ID ( ' #ea) a))ress vali). his signal in)iates, $hen 5I5,that the rea) a))ress an) ontrolinformation is vali) an) $ill remain sta4le until the a)*)ress akno$le)ge signal,ARREADY, is high.' G a))ress an) ontrol information vali)

0 G a))ress an) ontrol information not vali).

 "##1"DH I@ '

#ea) a))ress rea)y. his signal in)iates that theslave is rea)y to aept an a))ress an)assoiate) ontrol signals:

' G slave rea)y0 G slave not rea)y.

#ID I@ #ea) ID tag. his signal is the ID tag of the rea) )atagroup of signals. he RID value is

Page 11: AXI Verification Plan

7/21/2019 AXI Verification Plan

http://slidepdf.com/reader/full/axi-verification-plan 11/19

generate) 4y the slave an) must math the ARID val*ue of the rea) transation to $hih it

is respon)ing.

#D"" I@ +2#ea) )ata. he rea) )ata 4us an 4e =, '6, +2, 6,

'2=, 2-6, -'2, or '02 4its $i)e.

##1!P I@ 2

#ea) response. his signal in)iates the status of therea) transfer. he allo$a4le responses

are B"H, 1B"H, !8V1##, an) D1C1##.

#8"! I@ '#ea) last. his signal in)iates the last transfer in a

rea) 4urst.

#V"8ID I@ '

#ea) vali). his signal in)iates that the re>uire) rea))ata is availa4le an) the rea)transfer an omplete:

' G rea) )ata availa4le 0 G rea) )ata not availa4le.

##1"DH ( '

#ea) rea)y. his signal in)iates that the master anaept the rea) )ata an) responseinformation:

'G master rea)y 0 G master not rea)y.

).*.+ ,eat-re ist

).*.+.* S-//orted ,eat-res

he key features of the "I protool are:'. !eparate a))ressontrol an) )ata phases2. (naligne) )ata transfers using 4yte stro4es+. /urst*4ase) transations $ith only start a))ress issue). !eparate rea) an) $rite )ata hannels-. Varia4le length /urst. %Range 1-16 &.

6. /ursts $ith transfer siAe of =*'02.7. /urst types: i;e), Erap, Inremental.=. a;imum 4urst 4oun)ary B/.9. /urst length limit on $rapping 4urst

a. 8ength of the 4urst must 4e 2, , = or '6.4. !tart a))ress must 4e aligne) to the siAe of the transfer.

'0.@arro$er 4us transfer.''.#esponse signaling: B"H, !8V1##.'2.r)ering mo)el: eneration of )ifferent ID tags.

a. !ame IDs %for or)ere) transation&'+."4ility to issue multiple outstan)ing a))resses.

).*.+.) 0ns-//orted ,eat-res

'. !ystem ahe support.2. Protetion unit support.+. #esponse signaling: 1B"H, D1C1##.. "tomi operations.-. ut*of*or)er transation ompletion.6. 1asy a))ition of register stages to provi)e timing losure.7. 8o$ Po$er operation.=. 5an)ling error for an earlier response $hile later transfers are alrea)y un)er*

$ay.9. Erite )ata interleaving'0."ll multi asterslave senarios.''./yte invariane.

Page 12: AXI Verification Plan

7/21/2019 AXI Verification Plan

http://slidepdf.com/reader/full/axi-verification-plan 12/19

+ Verifiation !etup

+.' Verifiation !trategy

he verifiation metho)ology )eploye) is 4ase) on e# %e #eusa4le etho)ology&. he en*

vironment is ompletely automate) for )ata integrity an) funtionality heks to minimiAe

$aveform level heks. he environment is arhitete) $ith the follo$ing onsi)erations.

o)ulariAe) for #e*(se, 1asy Integration De4ugging

Verifiation 1nvironment

2est !enarios

!timulus

eneration

D(2 /7.

!ore4oar)

Cheker 9

Coverage

  igure 2: Verifiation strategy flo$

+.2 Verifiation "pproah

he mo)ule level verifiation approah is follo$e). 5V8 % KeL& is use) to 4uil) the test environ*

ment. Ehite 4o;/lak 4o; verifiation is follo$e). Verifiation approah is e;plaine) 4elo$

1 argeting )ifferent "I supporte) transation %$rite an) rea)& patterns.

1 argeting the "I supporte) multiple transations %$rites an) rea)s&.

1 argeting to get all the response types from slave )uring transations.

Page 13: AXI Verification Plan

7/21/2019 AXI Verification Plan

http://slidepdf.com/reader/full/axi-verification-plan 13/19

1 argeting to ahieve '00M funtional o)e overage.

+.+ Verifiation "rhiteture

env  "gent

Config !e>uene

eneratorJ

 Driver 

.aster /7.

.onitor 

  D(2

2est

Cases

I7 .aster /7. I7 !lave /7.

Coverage

a;i<ev<top

!ore4oar)

Protool

Cheker 

!lave /7.

Port

igure +: Verifiation 1nvironment "rhiteture Diagram

+. 1nvironment Components

he Verifiation of "/" "I Protool is )one using several Verifiation omponents, 4uilt aor)ing

to their role.

+..' ";i<ev<top * 1nvironment op

his is the top level test 4enh file in $hih $e are instantiating all the other files. 5ere $e are

inlu)ing all the files using import )iretive.

his file instantiates follo$ing files:

1nv,

 "gent,

!e>uene Driver,

/,

onitor,

Coverage o)el.

Page 14: AXI Verification Plan

7/21/2019 AXI Verification Plan

http://slidepdf.com/reader/full/axi-verification-plan 14/19

+..2 1nv

5ere the 1nvironment is Instantiate) in the sys. Integration of "gent an) D( signal assign*

ment to top is )one.

his $ill also onfigure as to $hih "gent shoul) 4e "tive an) $hih agent shoul) 4e Pas*

sive in ase of multiple agents.

+..+ "gent

 "gents are either "CIV1 or P"!!IV1. "CIV1 agents )rive D( signals.

 "gents are onsi)ere) proative if they initiate transations, an) reative if they only respon)

to re>uests.

/oth "CIV1 an) P"!!IV1 agents have a monitor. he monitor an 4e instantiate) )iretly

in the

 "gent.

2onfig-ration(

he agent onfiguration speifies an agent.s interfae $ith the rest of the verifiation environ*ment. It ontains the mo)e of operation %for e;ample, ative<passive, has<heker, has<ov*

erage& an) a))itional stati information nee)e) for the agent.s operation, suh as the 4us

$i)th, en)ianness, et. hese parameters are enapsulate) in a onfig strut to present a

$ell*)efine) interfae for the agent.

Se3-ence Driver( he se>uene )river is a unit instantiate) in the ative agent. /y )efault, it is onnete) to the

/ in pull mo)e. %Push mo)e is not reommen)e).& Items generate) in the se>uene )river 

are sent to the / $henever an item is availa4le an) the / is rea)y to aept a ne$

item. he se>uene )river must support 4oth stan)alone operation %generation of items in)e*

pen)ent of higher*level protools& an) layering of higher*level protools %generation of items4ase) on higher*level protools&.

Monitor(he monitor is responsi4le for e;trating signal information from the D( an) translating it

into meaningful events an) status information. Its funtionality is limite) to the 4asi monitor*

ing that is al$ays re>uire). "))itional high*level funtionality that might 4e re>uire) is imple*

mente) separately on top of the monitor. his inlu)es protool hekers, sore4oar)s, an)

overage.

  he events reogniAe) 4y the monitor )epen) on the atual protool. ypially, for the

4asi )ata item the monitor provi)es an item<starte) an) an item<en)e) event %for e;ample,

paket<starte) an) paket<en)e)&. he monitor ollets the item )ata from the signals an)

reates a urrent<item that has the omplete item )ata, rea)y to 4e use) $hen the item<en)*

e) event ours. In a))ition to the ra$ )ata, the monitor shoul) ollet relevant timing infor*

mation suh as the )uration of the transation.

Monitor 24ecker and 2overageCoverage an) hekers shoul) 4e implemente) on top of the monitor in su4types of the moni*

tor suh as has<heker an) has<overage. hat minimiAes performane overhea) if those

units are not use). he has<heker an) has<overage flags shoul) 4e propagate) to the

monitor so that the monitor o)e an 4e optimiAe).

Protool errors are aught an) reporte) 4y the heker part of the monitor.

B,M #B-s ,-nctional Model%(/s )o all of the signal )riving from agents.

Page 15: AXI Verification Plan

7/21/2019 AXI Verification Plan

http://slidepdf.com/reader/full/axi-verification-plan 15/19

he / is a unit instantiate) only in "CIV1 agents.

@o generation is )one in the /. he / reeives a )ata item %from the se>uene )river&

an)

performs all operations re>uire) to sen) the )ata item to the D( aor)ing to the protool

rules. he

item shoul) ontain all neessary information to omplete the transation.

o perform its task orretly, the / must kno$ the urrent state of the D(. he / an

sense the D( signals )iretly or use signal information e;trate) 4y the monitor.

2overage(Coverage an 4e implemente) either as a separate unit in the agent or in a has<overage

su4type of the monitor. /y )efault, the has<overage flag is #(1 in passive mo)e an)

"8!1 in ative mo)e. If an en) user $ants to verify the eVC ative agentLs apa4ilities, the

has<overage flag an 4e set to #(1.

Coverage operates 4ase) on events an) )ata ollete) 4y the monitor. If it is implemente) as

a separate unit, it has a pointer to the monitor that is set 4y the agent $hen the overage unit

is instantiate).

24ecker(he heker operates 4ase) on events an) )ata ollete) 4y the monitor. If it is implemente)

as a separate unit, it has a pointer to the monitor that is set 4y the agent $hen the heker is

instantiate).

 "t a minimum, the heker shoul) hek:

he vali)ity of the 4asi )ata item %for e;ample, paket& an)

he relate) timing re>uirements aor)ing to the protool.

he heker an 4e implemente) either as a separate unit in the agent or in a

has<heker su4type of the monitor.

/y )efault, the has<heker flag shoul) 4e #(1 in passive mo)e an) "8!1 in a*

tive mo)e.

5ro-/ of 24eckers im/lemented(

!r.

@o.

#ule Details "E E / "# #

' "))ress an) other ontrol signals shoul) not have a value of ;

an) A after vali) is asserte).

H H H H H

2 Chek if )elay 4et$een vali) an) rea)y signal is less than

"E"I or notN

H H H H H

+ Chek if all the a))ress an) ontrol signals are sta4le in the )u*

ration $hen vali) is high an) rea)y is lo$N

H H H H H

Chek if vali) signal is going lo$ 4efore rea)y is asserte)N H H H H H- " transation $ith a 4urst type of E#"P must have an aligne)

a))ress.

H H

6 " $rite 4urst an not ross a B/ 4oun)ary. H H

7 " $rite transation $ith a 4urst type $rap shoul) have length of 

2, , =, '6.

H H

= he siAe of a $rite transfer shoul) not 4e more than the $i)th of 

the )ata 4us.

H H

9 Value of 2L4'' not allo$e) in "E/(#! 4us. H H

'0 Ehen "EV"8ID is high an) "EC"C51O' is lo$ then "E*

C"C51O+:2 shoul) also 4e lo$

H H

'' " value of ; is not allo$e) in any a))ress an) ontrol signal

$hen "EV"8ID is high.

H H H H H

'2 "EV"8ID shoul) 4e lo$ for the first yle after "#1!1@ goes

high.

H H H H H

Page 16: AXI Verification Plan

7/21/2019 AXI Verification Plan

http://slidepdf.com/reader/full/axi-verification-plan 16/19

'+ Data /us $i)th an 4e =, '6, +2, 6, '2=, 2-6, -'2, '02 4its

$i)e.

H H

' " slave must only give a $rite response after the $last signal is

asserte).

H H

'- "n 1*B"H response shoul) only 4e given to a e;lusive $rite

aess.

H

'6 aster must give rea) response for every rea) )ata 4eat H

'7 or a fi;e) 4urst ransfer only fi;e) a))ress loation shoul) 4euse).

H H

'= he same "EID"#ID shoul) not 4e repeate) until the re*

sponse for that ID is reeive).

H H

'9 #8"! signal shoul) 4e asserte) for last transfer. H

20 he num4er of $rite )ata items must math the length value. H H

2' he a))ress ID shoul) math the )ata ID. H H H H H

5ro-/ of 24eckers not im/lemented(ocked Access R-les

'& " unloke) transation must follo$ after a loke) transation2& 8oke) transations shoul) use the same i)

+& aster shoul) $ait for all loke) transations to omplete 4efore starting another un*loke) $rite transation.

& aster shoul) let omplete all outstan)ing transations 4efore starting a loke) $ritetransation.

-& "EP# "EC"C51 shoul) not hange )uring a loke) transation.6& 8oke) transation se>uenes shoul) 4e limite) to t$o transations.

Ex6Access(

7& " master must not start the $rite portion of an e;lusive aess until the rea) is )one.=& he a))ress of an e;lusive aess is aligne) to the total num4er of 4ytes in the

transation.9& he num4er of 4ytes to 4e transferre) must 4e a po$er of 2, i. e. ', 2, , =, '6, +2, 6

or '2=.'0& In 1;*"ess ma;imum of '2= 4ytes an 4e transferre).''& "))ress, siAe length of an e; Qaess $rite $ith a given ID shoul) 4e the same as

of rea) $ith same ID.'2& #eommen)e): 1very 1;* $rite has an earlier outstan)ing e;*rea) $ith the same ID.'+& " slave that supports e;lusive aess must have har)$are to monitor it.'& he value of the "#C"C51O+:0 or "EC"C51O+:0 signals must guarantee that the

slave that is monitoring the e;*aess sees the transation.o7 8o7er R-les(

'-& C!H!#1R is allo$e) to hange from high to lo$ $hen C!H!"CB is high.'6& C!H!"CB is allo$e) to hange from high to lo$ $hen C!H!#1R is lo$.'7& C!H!#1R is allo$e) to hange from lo$ to high $hen C!H!"CB is lo$.'=& C!H!"CB is allo$e) to hange from lo$ to high $hen C!H!#1R is high.

'9& " master is allo$e) to interleave a ma;imum of ED1P5 $rite )ata 4ursts.

+.- Coverage etris

+.-.' untional Coverage

'00M funtional overage ahieve)

he over groups $e have use) are:

/D

Cover 

roup

@o.

Cover roup

@ame

eature Covere)

'. ov<a$a))r "ll the "))ress loations $ithin a range of  

 "I<"DD#<8E "I<"DD#<5I5 an) for 

 "I<I1D<"DD# for aster $rite.

2. ov<ara))r "ll the "))ress loations $ithin a range of  

Page 17: AXI Verification Plan

7/21/2019 AXI Verification Plan

http://slidepdf.com/reader/full/axi-verification-plan 17/19

 "I<"DD#<8E "I<"DD#<5I5 an) for 

 "I<I1D<"DD# for aster rea).

+. ov<a$i) "ll the values of a$i) signal from 0;0 to 0; for Erite ")*

)ress phase.

. ov<$i) "ll the values of a$i) signal from 0;0 to 0; for Erite

Data phase.

-. ov<4i) "ll the values of a$i) signal from 0;0 to 0; for Erite #e*

sponse phase.6. ov<ari) "ll the values of a$i) signal from 0;0 to 0; for #ea) ")*

)ress phase.

7. ov<ri) "ll the values of a$i) signal from 0;0 to 0; for #ea)

Data phase.

=. ov<a$len "ll the values of a$len signal from 0;0 to 0; for Erite

 "))ress phase.

9. ov<arlen "ll the values of arlen signal from 0;0 to 0; for #ea)

 "))ress phase.

'0. ov<a$4urst "ll the values of a$4urst signal from 2L400 to 2L4'0 for 

Erite "))ress phase.

''. ov<ar4urst "ll the values of ar4urst signal from 2L400 to 2L4'0 for #ea) "))ress phase.

'2. ov<a$siAe "ll the values of a$siAe signal from 2L400 to 2L4'0 for 

Erite "))ress phase.

'+. ov<arsiAe "ll the values of arsiAe signal from 2L400 to 2L4'0 for 

#ea) "))ress phase.

'. ov<$last /oth the values of $last signal %0 or '& for Erite Data

phase.

'-. ov<rlast /oth the values of rlast signal %0 or '& for #ea) Data

phase.

'6. ov<$)ata "ll the values of $)ata s ignal f rom 0;0000<0000 to

0< for Erite Data Channel.

'7. Cov<r)ata "ll the values of r)ata signal from 0;0000<0000 to

0< for #ea) Data Channel.

'=. ov<$str4 "ll the values of $str4 signal from 0;0 to 0 for Erite

Data Channel.

'9. ov<4resp "ll the values of 4resp signal from 2L400 to 2L4'' e;ept

2L40' %1;lusive Erite& for Erite #esponse Channel.

20. ov<rresp "ll the values of rresp signal from 2L400 to 2L4'' e;ept

2L40' %1;lusive rea)& for #ea) #esponse in #ea) Data

Channel.

ools (se)

!ynopsis VC!

!peman 1lite 6.0

Page 18: AXI Verification Plan

7/21/2019 AXI Verification Plan

http://slidepdf.com/reader/full/axi-verification-plan 18/19

- Diretory ile !truture

Director9 : ,ile Str-ct-re 8at4 ( ;mt7<)lfs<*(=cvs=axi=Re/ositor9=A>I=

Director9 ( "I

Descri/tion ( It has all the verifiation environment relate) files for the

  a;i<ev.

8I/#"#H<#1"D1.t;t  ( It ontains a )esription of the li4rary on a single line,

 "I<eVCP"CB"1<#1"D1.t;t ( he format of the P"CB"1<#1"D1.t;t file satisfies

Page 19: AXI Verification Plan

7/21/2019 AXI Verification Plan

http://slidepdf.com/reader/full/axi-verification-plan 19/19

  the follo$ing re>uirements:

. !tan)ar)iAation of information %version, for e;ample&

. 1asy to rea)

. 1asy to searh

. 1asy to proess automatially

 "I<eVC)emo.sh ( (sually, there $ill 4e several e;amples in the Package e;amples )iretory. )emo.sh shoul) 4e a4le to run one ofthem %perhaps loa)ing an e file alle) )emo.e&.

 "I<eVCe ( Contains all essential e o)e files 4elonging to the pakage

 "I<eVCe"I<eVC<top.e : his file imports the other neessary e files.

 "I<eVCea;i<env<h.e : his file makes an instane of "gent.

 "I<eVCea;i<agent<h.e : his file ontains )elaration of units of "gent, onitor

/. Port instantiation is also )one here.

 "I<eVCea;i<agent.e : 5ere the agent is e;ten)e) an) monitor is instane is on

  figure) as rea) only. "lso / unit is e;ten)e) an) master

se>uene )river is onfigure) as rea) only.

 "I<eVCea;i<4fm<h.e : his file ontains a 4ak pointer to agent insi)e e;ten)e)

4fm unit.

 "I<eVCea;i<)efines.e : his file ontains all the )efine) parameters. "I<eVCea;i<ports.e : his is a ports file. 5ere all the a;i D( signals are 4in)e)

to port signals.

 "I<eVCea;i<trans<h.e : 5ere all the signals of a;i %physial fiel)s& are )elare).

 "I<eVCea;i<types<h.e : his file ontains )elarations of ommon types to 4e use)

in a;i ev pakage.

 "I<eVCea;i<master<se>uenes<h.e : his file ontains 4asi $rite an) rea) metho)s $ith the

vali) soft onstraints.

 "I<eVCea;i<master<se><li4.e : his file ontains li4rary of )ifferent se>uenes.

 "I<eVCea;i<master<4fm.e : his file ontains e o)e for aster /.

 "I<eVCea;i<slave<4fm.e : his file ontains e o)e for a;i !lave /. "I<eVCea;i<monitor.e : his file ontains e o)e for snooping on the a;i 4us. "ll the

events for overage an) protool heker are )elare) here.

 "I<eVCea;i<protool<heker.e : his file ontains e o)e for protool heking.

 "I<eVCea;i<overage.e : his file ontains e o)e for overage.

 "I<eVCea;i<sore4oar).e : his file ontains all the fiel)s to 4e use) in sore4oar).

 "I<eVCea;i<master<sore4oar).e : his file ontains e o)e for master sore4oar).

 "I<eVCea;i<slave<sore4oar).e : his file ontains e o)e for slave sore4oar).

 "I<eVCea;i<gif<ports.e : his file ontains e o)e I port signal 4in)ings.

 "I<eVCea;i<gif<master<4fm.e : his file ontains e o)e I aster /.

 "I<eVCea;i<gif<slave<4fm.e : his file ontains e o)e I !lave /.

 "I<eVC)os ( his )iretory ontains the )oumentation for the pakage.

 "I<eVCe;amples ( his )iretory ontains files to onfigure the a;i ev1nvironment to either as a aster or as a slave

 "I<eVCrtl   ( ontains the #8 )esign files.

 "I<eVCeVC ( Contains a test suite to verify the main features of the eVC.

 "I<eVCev<ve : Contains a Coverage plan, est Desriptions, ests,

!e>uene )efinitions, Coverage #esults, !ript to ativate

self*verifiation, sript to )isplay overage results.