4
P.HARI PRIYA Mobile No.: +91 9886673869 E- mail:[email protected] Objective: To be associated with a progressive organization that gives me a scope to update my knowledge and skills in accordance with the latest trends and be a part of team that dynamically works towards the growth of organization. Technical Training: VLSI Design Training from Institute of Silicon Systems GATE Coaching in ACE Academy. Core Competence: Good understanding and knowledge of VLSI design concepts Good understanding of fundamentals of Transistors and circuit theory. Good knowledge of Digital Design Concepts. Good understanding of Logic Design, Sequential circuits and Digital Circuits fault Testing. Electronic Devices and Circuits. Good working knowledge of Linux, and C programming. Academic Background: Qualification School/College Year of Passing Aggregate B.Tech in ECE Bhagwanth University Ajmer , Rajasthan 2014 78.28% Intermediate Sri Chaithanya Junior College, Vijayawada, Andhra Pradesh . 2010 87.80% SSC Ushodaya High School,Proddatur, Andhra Pradesh. 2008 82.00% VLSI Training Projects:

HariPriya_Resume (1)_01-Apr-15_20-05-39

Embed Size (px)

Citation preview

Page 1: HariPriya_Resume (1)_01-Apr-15_20-05-39

P.HARI PRIYA

Mobile No.: +91 9886673869 E-mail:[email protected]

Objective:

To be associated with a progressive organization that gives me a scope to update my knowledge and skills in accordance with the latest trends and be a part of team that dynamically works towards the growth of organization.Technical Training:

VLSI Design Training from Institute of Silicon Systems GATE Coaching in ACE Academy.Core Competence:

Good understanding and knowledge of VLSI design concepts Good understanding of fundamentals of Transistors and circuit theory. Good knowledge of Digital Design Concepts. Good understanding of Logic Design, Sequential circuits and Digital Circuits fault Testing. Electronic Devices and Circuits. Good working knowledge of Linux, and C programming.Academic Background:

Qualification School/CollegeYear of Passing Aggregate

B.Tech in ECEBhagwanth University

Ajmer , Rajasthan 2014 78.28%

Intermediate Sri Chaithanya Junior College,Vijayawada, Andhra Pradesh .

2010 87.80%

SSC Ushodaya High School,Proddatur,Andhra Pradesh.

2008 82.00%

VLSI Training Projects:PROJECT 1: Subsystem implementation with Encounter Tools used: Soc Encounter, ETSDuration: 2 monthsMacros: 140Technology: TSMC 180nmDescription: Timing and floorplan critical.Role: Floorplan(Macro placement)

Academic Projects:

Page 2: HariPriya_Resume (1)_01-Apr-15_20-05-39

PROJECT 1 Smart Phone and Bluetooth based Climate Module (ECIL) Project Domain: EMBEDDED SYSTEM

Description: The main aim of the project is to monitor the climatic conditions. This system is mainly containing 3 units. Microcontroller, ADC, mux. Sensors are the devices which sense the changes in the environment and response accordingly with an analog output. As such we cannot read all the sensors at a time. We connect the sensors to the mux. This mux is used to select a particular sensor at a time. The selected sensor provides us with an analog signal corresponding to the magnitude of temperature, light etc...

Roles and Responsibilities:

Study of the project inputs and outputs. Design and development of the Block level architecture of the system. Selection of components and programming the micro controller Preparation of the prototype system and testing. Development of design and testing documents.

PROJECT 2:Title: Antenna Designing.Tools/Languages: HFSS.Description: HFSS is a high value EDA solution that greatly reduces engineering time investments for high frequency and high speed EM-based designs. HFSS requires significant computer Resources. These assumptions are considered to be minimum requirements. Abstract: It is important to design broad band antennas to cover wide frequency range. The basic structure of antenna contains three layers. The lower layer contains ground plane .the middle substrate which is made by epoxy resin. The upper layer is patch. Two react angular slots are cut down from the patch near the feeding micro strip line for impedance matching. The patch is fed by microsrip line with 50 ohm input impedance.Roles and Responsibilities: Design and development of the Block level architecture of the system. Study of the project inputs and outputs. Selection and Study of characteristics of sensor and ADC components Preparation of the prototype system and testing.

WORK SHOP: PLC & SCADAPLC is a computing system used to control electromechanical processes.The components that make a

PLC work can be divided into three core areas. The power supply and track he central processing unit (CPU) The input/output (I/O) section

SCADA is a type of industrial control system that is used to monitor and control facilities and infrastructure in industries.

Technical Skills: Programing Language : C Basics

Page 3: HariPriya_Resume (1)_01-Apr-15_20-05-39

Packages : MS-Office.Operating Systems : DOS, WIN98/2000/XPDomain Specific : Digital Electronics, CMOS, VLSI Basics.

Personal Details:

Date of Birth : 06-06-1993 Father name : Mr. Prasad Reddy.P

Sex : Female Nationality : Indian. Languages Known : English,Hindi and Telugu. Permanent Address :D/O: P. Prasad Reddy, D.No. 7/41-B

Bhagathsingh colony(5th Korrapadu road, Proddatur-516361,Kadapa (dist)

Declaration:I hereby declare that the above-mentioned information is correct up to my knowledge and bear the responsibility for the correctness of the above mentioned particulars.

Place: Bangalore. (P.Hari Priya)