26
This document and its content is the property of Airbus Defence and Space. It shall not be communicated to any third party without the written consent of Airbus Defence and Space. All rights reserved. OPEN High Performance COTS based Computer for Regenerative Telecom Payloads Olivier Notebaert & Lyonel Barthe Olivier Prieur Jean-Luc Vanhove DSP DAY 2016 Gothenburg, Sweden 16 th June 2016

High Performance COTS based Computer for Regenerative

  • Upload
    others

  • View
    1

  • Download
    0

Embed Size (px)

Citation preview

Page 1: High Performance COTS based Computer for Regenerative

This

doc

umen

t and

its

cont

ent i

s th

e pr

oper

ty o

f Airb

us D

efen

ce a

nd S

pace

. It

shal

l not

be

com

mun

icat

ed to

any

third

par

ty w

ithou

t the

writ

ten

cons

ent o

f Airb

us D

efen

ce a

nd S

pace

. All

right

s re

serv

ed.

OPEN

High Performance COTS based Computer for Regenerative Telecom Payloads

Olivier Notebaert & Lyonel Barthe Olivier Prieur Jean-Luc Vanhove DSP DAY 2016 Gothenburg, Sweden 16th June 2016

Page 2: High Performance COTS based Computer for Regenerative

This

doc

umen

t and

its

cont

ent i

s th

e pr

oper

ty o

f Airb

us D

efen

ce a

nd S

pace

. It

shal

l not

be

com

mun

icat

ed to

any

third

par

ty w

ithou

t the

writ

ten

cons

ent o

f Airb

us D

efen

ce a

nd S

pace

. All

right

s re

serv

ed.

OPEN

High Performance COTS based Computer for Regenerative Telecom Payloads

High Performance Processing Needs The High Performance COTS Based Computer Study (HiP-CBC) Application to Regenerative Telecom Mission

Page 3: High Performance COTS based Computer for Regenerative

This

doc

umen

t and

its

cont

ent i

s th

e pr

oper

ty o

f Airb

us D

efen

ce a

nd S

pace

. It

shal

l not

be

com

mun

icat

ed to

any

third

par

ty w

ithou

t the

writ

ten

cons

ent o

f Airb

us D

efen

ce a

nd S

pace

. All

right

s re

serv

ed.

OPEN Th

is d

ocum

ent a

nd it

s co

nten

t is

the

prop

erty

of A

irbus

Def

ence

and

Spa

ce.

It sh

all n

ot b

e co

mm

unic

ated

to a

ny th

ird p

arty

with

out t

he w

ritte

n co

nsen

t of A

irbus

Def

ence

and

Spa

ce. A

ll rig

hts

rese

rved

.

High Performance Processing Needs

DSP Day 2016 - Olivier Notebaert / Lyonel Barthe 3

Page 4: High Performance COTS based Computer for Regenerative

This

doc

umen

t and

its

cont

ent i

s th

e pr

oper

ty o

f Airb

us D

efen

ce a

nd S

pace

. It

shal

l not

be

com

mun

icat

ed to

any

third

par

ty w

ithou

t the

writ

ten

cons

ent o

f Airb

us D

efen

ce a

nd S

pace

. All

right

s re

serv

ed.

OPEN

High Performance Payload Processing Needs

DSP Day 2016 - Olivier Notebaert / Lyonel Barthe

Dedicated ASIC High performance Specific applications with high non-recurring cost Outdated silicon technology (180 nm, 65 nm soon) Examples: image compression (MCITHI), FFT core (FFTC) Rad-Hard Programmable Components Outdated technology (most) High recurring cost Examples: SCOC3 (GPP), AD-21020 (DSP), RTAX-2000 (FPGA)

COTS-based Processor Boards Medium performance High recurring cost and US dependant technology Example: Maxwell SCS750 (GAIA VPU)

State of the Art Need for higher on-board processing

New opportunities and innovations such as advanced vision based navigation and regenerative telecom payloads

Increase on-board autonomy

Reduce the amount of information to be transferred to the ground segment

4

Page 5: High Performance COTS based Computer for Regenerative

This

doc

umen

t and

its

cont

ent i

s th

e pr

oper

ty o

f Airb

us D

efen

ce a

nd S

pace

. It

shal

l not

be

com

mun

icat

ed to

any

third

par

ty w

ithou

t the

writ

ten

cons

ent o

f Airb

us D

efen

ce a

nd S

pace

. All

right

s re

serv

ed.

OPEN

High Performance Payload Processing Needs

Payload / Instruments data processing Data-flow architecture High data rate front-end interface for raw data

filtering, pre-processing, and digitalization Mission dependant on-board data processing Data buffering in fast local memory Control loops / latency requirements (in few cases) Data storage in high capacity mass memory Processing performance / power consumption

Industrial efficiency requires Lower cost, Modularity, and Flexibility

Reprogrammable Devices FPGAs and micro-processors

ranging from DSPs to end high multi-cores

DSP Day 2016 - Olivier Notebaert / Lyonel Barthe

© Airbus Defence and Space

5

Page 6: High Performance COTS based Computer for Regenerative

This

doc

umen

t and

its

cont

ent i

s th

e pr

oper

ty o

f Airb

us D

efen

ce a

nd S

pace

. It

shal

l not

be

com

mun

icat

ed to

any

third

par

ty w

ithou

t the

writ

ten

cons

ent o

f Airb

us D

efen

ce a

nd S

pace

. All

right

s re

serv

ed.

OPEN

High Performance Reprogrammable Devices Multi and many cores µ-processors / reconfigurable FPGAs

Devices

•NGMP>GR740 •NGDSP •HPDP •Anti-fuse FPGAs •BRAVE (soon)

Techno •65 nm (now) or below (later)

Environment •Robust

Software •Devices Specific development tools

Devices

•FPGAs •DSPs •Multi/Many cores •MPSoC

Techno •28/16 nm (now) or below (soon)

Environment

•Need for soft error mitigation

•Parts selection & Qualification

Software •Rich ecosystem with pretty good and mature tools

DSP Day 2016 - Olivier Notebaert / Lyonel Barthe

RAD-HARD RAD-SOFT

6

Page 7: High Performance COTS based Computer for Regenerative

This

doc

umen

t and

its

cont

ent i

s th

e pr

oper

ty o

f Airb

us D

efen

ce a

nd S

pace

. It

shal

l not

be

com

mun

icat

ed to

any

third

par

ty w

ithou

t the

writ

ten

cons

ent o

f Airb

us D

efen

ce a

nd S

pace

. All

right

s re

serv

ed.

OPEN

Processing Performance classes

High Performance Processing Classes

DSP Day 2016 - Olivier Notebaert / Lyonel Barthe

-2

-1,5

-1

-0,5

0

0,5

1

1,5

2

2,5

3

0 0,5 1 1,5 2 2,5 3 3,5 4

processing performance - Log10(GFlop)

I/O p

erfo

rman

ce -

Log

10(G

bps)

103

100

10

1

10-1

10-2

1 10 100 1000 104 Low 0.5 - 10 GFlop Multi – many cores µP/DSPs

Medium [10 – 100] GFlop High end many core CPUs or FPGAs

High > 100 GFlop High-end COTS FPGAs

Processing performance # I/O throughput

RAD-HARD

RAD-SOFT

7

Page 8: High Performance COTS based Computer for Regenerative

This

doc

umen

t and

its

cont

ent i

s th

e pr

oper

ty o

f Airb

us D

efen

ce a

nd S

pace

. It

shal

l not

be

com

mun

icat

ed to

any

third

par

ty w

ithou

t the

writ

ten

cons

ent o

f Airb

us D

efen

ce a

nd S

pace

. All

right

s re

serv

ed.

OPEN

Commercial µProcessors and FPGAs

Dynamic roadmap with attractive products µProcessors: DSP6727, PPCs, ARM, ATOM… FPGAs: Virtex (SRAM), ProAsic (Flash) MPSoC: Zynq

Manageable radiations issues Destructive effects

Hard error free (e.g. latch up) Total dose acceptable for many LEO missions Some products with “rad-hard” characteristics

Non permanent effects require mitigation

DSP Day 2016 - Olivier Notebaert / Lyonel Barthe

RAD-SOFT components May be used for a wide range of missions (not for all)

8

Page 9: High Performance COTS based Computer for Regenerative

This

doc

umen

t and

its

cont

ent i

s th

e pr

oper

ty o

f Airb

us D

efen

ce a

nd S

pace

. It

shal

l not

be

com

mun

icat

ed to

any

third

par

ty w

ithou

t the

writ

ten

cons

ent o

f Airb

us D

efen

ce a

nd S

pace

. All

right

s re

serv

ed.

OPEN Th

is d

ocum

ent a

nd it

s co

nten

t is

the

prop

erty

of A

irbus

Def

ence

and

Spa

ce.

It sh

all n

ot b

e co

mm

unic

ated

to a

ny th

ird p

arty

with

out t

he w

ritte

n co

nsen

t of A

irbus

Def

ence

and

Spa

ce. A

ll rig

hts

rese

rved

.

The High Performance COTS Based Computer Study (HiP-CBC)

DSP Day 2016 - Olivier Notebaert / Lyonel Barthe 9

Page 10: High Performance COTS based Computer for Regenerative

This

doc

umen

t and

its

cont

ent i

s th

e pr

oper

ty o

f Airb

us D

efen

ce a

nd S

pace

. It

shal

l not

be

com

mun

icat

ed to

any

third

par

ty w

ithou

t the

writ

ten

cons

ent o

f Airb

us D

efen

ce a

nd S

pace

. All

right

s re

serv

ed.

OPEN

High Performance COTS Based Computer (HiP-CBC)

Robust architecture for COTS based processing Use existing COTS devices (DSP, FPGA) Mitigate radiation effects from a robust and programmable

external device called SmartIO Applications to payload data processing

Study priorities Mission scalability Independence of the mitigation mechanism

w.r.t. processing device High data bandwidth standard interfaces Suitable for different types of missions TRL 5-6 demonstrator

Mature technology DSP as COTS processor

DSP Day 2016 - Olivier Notebaert / Lyonel Barthe 10

Page 11: High Performance COTS based Computer for Regenerative

This

doc

umen

t and

its

cont

ent i

s th

e pr

oper

ty o

f Airb

us D

efen

ce a

nd S

pace

. It

shal

l not

be

com

mun

icat

ed to

any

third

par

ty w

ithou

t the

writ

ten

cons

ent o

f Airb

us D

efen

ce a

nd S

pace

. All

right

s re

serv

ed.

OPEN

High Performance COTS Based Computer (HiP-CBC)

Concept SmartIO Rad hard component

In charge of the isolation between the COTS world and the “rad-hard” world

Controls several COTS components Provides scalable fault mitigation functions Buffers instrument data in a fast local

memory, and replays it in case of error Acts as a master

Several Processor Modules Implemented with µProcessor or FPGA Acts as slaves

SmartIO

Processor Module

From instrument

To platform

Memory Processor Module

Processor Module

COTSRad-Hard

DSP Day 2016 - Olivier Notebaert / Lyonel Barthe 11

Page 12: High Performance COTS based Computer for Regenerative

This

doc

umen

t and

its

cont

ent i

s th

e pr

oper

ty o

f Airb

us D

efen

ce a

nd S

pace

. It

shal

l not

be

com

mun

icat

ed to

any

third

par

ty w

ithou

t the

writ

ten

cons

ent o

f Airb

us D

efen

ce a

nd S

pace

. All

right

s re

serv

ed.

OPEN

High Performance COTS Based Computer (HiP-CBC)

DSP Day 2016 - Olivier Notebaert / Lyonel Barthe

Benefits SmartIO / PM link is a standard high speed

link such as LVDS, SpW, SpFi, SRIO, PCIe, Gbit Ethernet Flexibility, technological independence

PMs are slaves of the SmartIO Simplicity of the fault model

SmartIO in HW+SW to manage fault mitigation Versatility

Batch processing and result checking with signature Performance

Scalable architecture Adaptable to mission requirements

SmartIO

Processor Module

From instrument

To platform

Memory Processor Module

Processor Module

COTSRad-Hard

12

Page 13: High Performance COTS based Computer for Regenerative

This

doc

umen

t and

its

cont

ent i

s th

e pr

oper

ty o

f Airb

us D

efen

ce a

nd S

pace

. It

shal

l not

be

com

mun

icat

ed to

any

third

par

ty w

ithou

t the

writ

ten

cons

ent o

f Airb

us D

efen

ce a

nd S

pace

. All

right

s re

serv

ed.

OPEN

High Performance COTS Based Computer (HiP-CBC)

DSP Day 2016 - Olivier Notebaert / Lyonel Barthe

COTS components

Space grade components

Instruments sampled Data

Switch Matrix

Mass Memory

Raw Data

Processed Data

Data Processing

Unit

Data Processing

Unit

Data Processing

Unit

Front-end Processing

Back-end Processing

Front-end Processing

Front-end Processing

Back-end Processing

Back-end Processing

Spacecraft Platform

SEE mitigation

P/L Control

Memory buffers

GPP Processor

Switch Matrix

Processed TM data downloaded to ground

13

Generic Architecture for Payload Processing

13

Page 14: High Performance COTS based Computer for Regenerative

This

doc

umen

t and

its

cont

ent i

s th

e pr

oper

ty o

f Airb

us D

efen

ce a

nd S

pace

. It

shal

l not

be

com

mun

icat

ed to

any

third

par

ty w

ithou

t the

writ

ten

cons

ent o

f Airb

us D

efen

ce a

nd S

pace

. All

right

s re

serv

ed.

OPEN

Demonstrator SmartIO with SCoC3 (Leon3) for control, monitoring and reconfiguration DSP board developed by OHBCGS in Milano with a DSP 6727 from TI Demonstration Software on Smart I/O and Processing Module S/W Performance and availability model

High Performance COTS Based Computer (HiP-CBC)

14

Page 15: High Performance COTS based Computer for Regenerative

This

doc

umen

t and

its

cont

ent i

s th

e pr

oper

ty o

f Airb

us D

efen

ce a

nd S

pace

. It

shal

l not

be

com

mun

icat

ed to

any

third

par

ty w

ithou

t the

writ

ten

cons

ent o

f Airb

us D

efen

ce a

nd S

pace

. All

right

s re

serv

ed.

OPEN Th

is d

ocum

ent a

nd it

s co

nten

t is

the

prop

erty

of A

irbus

Def

ence

and

Spa

ce.

It sh

all n

ot b

e co

mm

unic

ated

to a

ny th

ird p

arty

with

out t

he w

ritte

n co

nsen

t of A

irbus

Def

ence

and

Spa

ce. A

ll rig

hts

rese

rved

.

Application to Regenerative Telecom Mission

DSP Day 2016 - Olivier Notebaert / Lyonel Barthe 15

Page 16: High Performance COTS based Computer for Regenerative

This

doc

umen

t and

its

cont

ent i

s th

e pr

oper

ty o

f Airb

us D

efen

ce a

nd S

pace

. It

shal

l not

be

com

mun

icat

ed to

any

third

par

ty w

ithou

t the

writ

ten

cons

ent o

f Airb

us D

efen

ce a

nd S

pace

. All

right

s re

serv

ed.

OPEN

Context: Machine-to-Machine Communications

DSP Day 2016 - Olivier Notebaert / Lyonel Barthe

M2M Large market and growth potential Increasing needs in the low-cost, low data

rate segment Terrestrial system lack of coverage of

remote and desert areas

16

Page 17: High Performance COTS based Computer for Regenerative

This

doc

umen

t and

its

cont

ent i

s th

e pr

oper

ty o

f Airb

us D

efen

ce a

nd S

pace

. It

shal

l not

be

com

mun

icat

ed to

any

third

par

ty w

ithou

t the

writ

ten

cons

ent o

f Airb

us D

efen

ce a

nd S

pace

. All

right

s re

serv

ed.

OPEN

LEO satellite system

Satellite Network coverage (global)

End Users

ApplicationServer

Satellite + Terrestrial

Unified platform

Terrestrial Networkcoverage

Dual-Mode Terminal

Direct to ground Link

Terrestrial System

Context: Machine-to-Machine Communications

DSP Day 2016 - Olivier Notebaert / Lyonel Barthe

M2M Large market and growth potential Increasing needs in the low-cost, low data

rate segment Terrestrial system lack of coverage of

remote and desert areas

Hybrid system Satellite/terrestrial system for providing

global continuous coverage LEO satellite constellations embarking

Software Defined Radio (SDR) payloads to reach this goal

17

Page 18: High Performance COTS based Computer for Regenerative

This

doc

umen

t and

its

cont

ent i

s th

e pr

oper

ty o

f Airb

us D

efen

ce a

nd S

pace

. It

shal

l not

be

com

mun

icat

ed to

any

third

par

ty w

ithou

t the

writ

ten

cons

ent o

f Airb

us D

efen

ce a

nd S

pace

. All

right

s re

serv

ed.

OPEN

SDR Payload Processing for Low Data Rate M2M

DSP Day 2016 - Olivier Notebaert / Lyonel Barthe

Design Challenges Uplink PHY layer are typically based on

spread spectrum or Ultra Narrow Band (UNB) technologies using random access techniques

System can handle hundreds to thousands terminals at the same time

Doppler drift effect of LEO satellite systems must be compensated

Requires Flexibility Protocols Updates (firmware, software) To serve other missions

ADS-B for air traffic management Spectrum survey (3G, GPS, …) Data collection in general

Very high performance for digital signal

processing

18

Page 19: High Performance COTS based Computer for Regenerative

This

doc

umen

t and

its

cont

ent i

s th

e pr

oper

ty o

f Airb

us D

efen

ce a

nd S

pace

. It

shal

l not

be

com

mun

icat

ed to

any

third

par

ty w

ithou

t the

writ

ten

cons

ent o

f Airb

us D

efen

ce a

nd S

pace

. All

right

s re

serv

ed.

OPEN

SmartIO G2 for SDR Processing: Trade-off Analysis

DSP Day 2016 - Olivier Notebaert / Lyonel Barthe

Selection of the Processor Module

SRAM FPGA Flash FPGA DSP Many-cores

Flexibility +++ -

On-line reconfiguration is not recommended

+ Interfaces are not

scalable and flexible

+ Interfaces are not

scalable and flexible

DSP Performance ++

-- Flash technology is

outdated (65 nm CMOS) + +++

Capacity ++ -

Flash technology is outdated (65 nm CMOS)

++ +++

Power Consumption +/- + ++ ---

TID Tolerance + - + ?

Soft Error Sensitivity --

- Configuration memory is

immune to soft errors -- --

19

Page 20: High Performance COTS based Computer for Regenerative

This

doc

umen

t and

its

cont

ent i

s th

e pr

oper

ty o

f Airb

us D

efen

ce a

nd S

pace

. It

shal

l not

be

com

mun

icat

ed to

any

third

par

ty w

ithou

t the

writ

ten

cons

ent o

f Airb

us D

efen

ce a

nd S

pace

. All

right

s re

serv

ed.

OPEN

Selection of the Processor Module

SRAM FPGA Flash FPGA DSP Many-cores

Flexibility +++ -

On-line reconfiguration is not recommended

+ Interfaces are not

scalable and flexible

+ Interfaces are not

scalable and flexible

DSP Performance ++

-- Flash technology is

outdated (65 nm CMOS) + +++

Capacity ++ -

Flash technology is outdated (65 nm CMOS)

++ +++

Power Consumption +/- + ++ ---

TID Tolerance + - + ?

Soft Error Sensitivity --

- Configuration memory is

immune to soft errors -- --

SmartIO G2 for SDR Processing: Trade-off Analysis

DSP Day 2016 - Olivier Notebaert / Lyonel Barthe

Best trade-off: very high level of flexibility with high DSP performance

The soft error sensitivity is

compensated by the efficiency of the SmartIO mitigation

20

Page 21: High Performance COTS based Computer for Regenerative

This

doc

umen

t and

its

cont

ent i

s th

e pr

oper

ty o

f Airb

us D

efen

ce a

nd S

pace

. It

shal

l not

be

com

mun

icat

ed to

any

third

par

ty w

ithou

t the

writ

ten

cons

ent o

f Airb

us D

efen

ce a

nd S

pace

. All

right

s re

serv

ed.

OPEN

SmartIO G2 for SDR Processing: Trade-off Analysis

DSP Day 2016 - Olivier Notebaert / Lyonel Barthe

Rad-tolerant FPGA seems to offer the best alternative to

offer a sufficient number of I/O pins and bandwidth capacity

Selection of the SmartIO Instrument is a single or even a multi-

port RF front-end providing one or several ADC/DAC LVDS interfaces, with a resolution of samples greater than or to 8 bits

Nature of the processing with

independent input and output data stream of samples promotes the use of a pipelined streaming architecture

21

Page 22: High Performance COTS based Computer for Regenerative

This

doc

umen

t and

its

cont

ent i

s th

e pr

oper

ty o

f Airb

us D

efen

ce a

nd S

pace

. It

shal

l not

be

com

mun

icat

ed to

any

third

par

ty w

ithou

t the

writ

ten

cons

ent o

f Airb

us D

efen

ce a

nd S

pace

. All

right

s re

serv

ed.

OPEN

SmartIO G2 for SDR Processing: Typical Architecture

DSP Day 2016 - Olivier Notebaert / Lyonel Barthe 22

Page 23: High Performance COTS based Computer for Regenerative

This

doc

umen

t and

its

cont

ent i

s th

e pr

oper

ty o

f Airb

us D

efen

ce a

nd S

pace

. It

shal

l not

be

com

mun

icat

ed to

any

third

par

ty w

ithou

t the

writ

ten

cons

ent o

f Airb

us D

efen

ce a

nd S

pace

. All

right

s re

serv

ed.

OPEN

SmartIO G2 for SDR Processing: Typical Architecture

DSP Day 2016 - Olivier Notebaert / Lyonel Barthe 23

Page 24: High Performance COTS based Computer for Regenerative

This

doc

umen

t and

its

cont

ent i

s th

e pr

oper

ty o

f Airb

us D

efen

ce a

nd S

pace

. It

shal

l not

be

com

mun

icat

ed to

any

third

par

ty w

ithou

t the

writ

ten

cons

ent o

f Airb

us D

efen

ce a

nd S

pace

. All

right

s re

serv

ed.

OPEN

SmartIO G2 for SDR Processing: Typical Architecture

DSP Day 2016 - Olivier Notebaert / Lyonel Barthe 24

Page 25: High Performance COTS based Computer for Regenerative

This

doc

umen

t and

its

cont

ent i

s th

e pr

oper

ty o

f Airb

us D

efen

ce a

nd S

pace

. It

shal

l not

be

com

mun

icat

ed to

any

third

par

ty w

ithou

t the

writ

ten

cons

ent o

f Airb

us D

efen

ce a

nd S

pace

. All

right

s re

serv

ed.

OPEN

Summary

Reprogrammable FPGAs are essential for Payload / Instrument Processing High performance COTS Based computer study − Demonstration with SCOC3 + DSP C6727 − FPGA implementation in development for Software Defined Radio with RT-FPGA + SRAM FPGAs

C6727C6727SmartIO

G1(SCOC3 based)

From instruments

To platform

Rad-Hard COTS

C6727SpWMass

Memory

G11 Gflop

200 Mbps@ TRL 5/6

SRAMSpartan 6

G2200 Gflops10 Gbps

SmartIO G2

(FPGA based)

From instruments

To platform or ICU

Rad-Hard COTS

SRIOMass Memory

SRAM FPGA

DSP Day 2016 - Olivier Notebaert / Lyonel Barthe 25

Page 26: High Performance COTS based Computer for Regenerative

This

doc

umen

t and

its

cont

ent i

s th

e pr

oper

ty o

f Airb

us D

efen

ce a

nd S

pace

. It

shal

l not

be

com

mun

icat

ed to

any

third

par

ty w

ithou

t the

writ

ten

cons

ent o

f Airb

us D

efen

ce a

nd S

pace

. All

right

s re

serv

ed.

OPEN

DSP Day 2016 - Olivier Notebaert / Lyonel Barthe

Thank you for your attention

Questions ?

26