Upload
phungdang
View
232
Download
7
Embed Size (px)
Citation preview
Introduction to Transistor Amplifiers: Concept & Biasing
Lecture notes: Sec. 5
Sedra & Smith (6th Ed): Sec. 5.4-5.4.6 & 6.3-6.4 Sedra & Smith (5th Ed): Sec. 4.4-4.4.6 & 5.3-5.4
F. Najmabadi, ECE65, Winter 2012
A voltage amplifier requires vo/vi = const. (2 examples are shown below)
vo/vi can be negative (minus sign represents a 180o phase shift)
Foundation of Transistor Amplifiers (1)
MOS transfer function is NOT linear
In saturation, however, transfer
function looks linear (but shifted)
F. Najmabadi, ECE65, Winter 2012
Foundation of Transistor Amplifiers (2)
F. Najmabadi, ECE65, Winter 2012
Let us consider the response if NMOS remain in saturation at all times: o vGS should be a combination of a constant value (VGS) and a signal (vgs).
gsGSGS vVv +=
The response to a combination of vGS = VGS + vgs can be found from the transfer function
F. Najmabadi, ECE65, Winter 2012
Response to the signal appears to be linear!
Response (vo = vDS ) is also made of a constant part (VDS ) and a signal response part (vds).
Constant part of the response, VDS , is ONLY related to VGS , the constant part of the input (Q point on the transfer function of previous slide). o i.e., if vgs = 0, then vds = 0
The shape of the time varying portion of the response (vds) is similar to vgs. o i.e., vds is proportional to the input
signal, vgs
While overall response is non-linear, response to the signal appears to be linear!
F. Najmabadi, ECE65, Winter 2012
Although the overall response is non-linear, the transfer function for the signal is linear!
F. Najmabadi, ECE65, Winter 2012
vgs
vds
vGS = VGS + vgs vDS = VDS + vds iD = ID + id
Signal and response
Constant: Bias
Non-linear relationship among these parameters
Linear relationship among these parameters
An Analogy: How much water is under the keel of a boat?
Total Height, Hb = Bias (HB) + response to the added weight (hb)
Complicated correlation between the total height, Hb , and the weight of the boat.
Simple correlation between hb and the added weight
F. Najmabadi, ECE65, Winter 2012
Hb = HB
Boat
Pool
Bias
Added Weight (signal)
Hb HB
Bias + signal
hb
Response
An Analogy (2)
Non-linear correlations among Bias + Signal: vGS , vDS , iD Simple (and linear) correlation between signal and response to the
signal: vgs , vds , id F. Najmabadi, ECE65, Winter 2012
Bias: zero added weight & HB Bias + Signal: total weight & Hb
Signal & response: added weight & hb
Bias: VGS , VDS , ID
Bias + Signal: vGS , vDS , iD
Signal & response: vgs , vds , id
Added Weight (signal)
Hb
HB
hb
Important Observations! Signal: We want the response of the circuit to this input.
Bias: State of the system when there is no signal (current and voltages in all elements). o Bias is constant in time (may vary very slowly compared to the signal) o Purpose of the bias is to ensure that MOS is in saturation at all times.
Response of the circuit (and elements within) to the signal is different than the response of the circuit and its elements to Bias (or to Bias + signal): o Different transfer function for the circuit o Different iv characteristics for elements, i.e. relationships among vgs ,
vds , id are different than relationships among vGS , vDS , iD .
F. Najmabadi, ECE65, Winter 2012
Above observations & conclusions equally apply to a BJT in the active mode!
Transistor Amplifier Development
F. Najmabadi, ECE65, Winter 2012
Bias & Signal
.....
:
,...)( ,,, : MOS
rRR
rRRD
gsGSGS
DDSGS
iIivVvR
vVvivv
+=+=
+=
....., :
,,, : MOS
RRD
DDSGS
IVR
IVV
....., :
,,, : MOS
rrD
ddsgs
ivR
ivv
+
Bias Signal only = (Bias + Signal) - Bias
?
Issues in developing a transistor amplifier:
1. Establish a Bias point (bias is the state of the system when there is no signal). o Stable and robust bias point should be resilient to variations in β,
µnCox (W/L),Vt , … due to temperature and/or manufacturing variability.
2. Find the iv characteristics of the elements for the signal (which can be different than their characteristics equation for bias). o This will lead to different circuit configurations for bias versus signal:
Signal circuit
3. Compute circuit response to the signal & develop transistor amplifier circuits
F. Najmabadi, ECE65, Winter 2012
Transistor Biasing (Bias is the state of the circuit when there is no signal)
1. Purpose: BJT should be in active (or MOS should in saturation) at all times. o Bias point impacts the small-signal parameters. o Bias point impacts how large a signal can be amplified
2. Bias point should be resilient to variations in β, µnCox (W/L),Vt , … due to temperature and/or manufacturing variability.
F. Najmabadi, ECE65, Winter 2012
BJT biasing with Base Voltage (Fixed Bias)
F. Najmabadi, ECE65, Winter 2012
B
DBBB
BEBBBB
RVVI
VRIV
0
:KVLBE−
=
+=−
* Typically VBB = VCC in order to reduce the need for additional reference voltages.
)(
:KVLCE
0DBBB
CCCCE
CECCCC
VVRRVV
VRIV
−−=
+=−β
B
DBBBC R
VVII 0 −== ββ
F. Najmabadi, ECE65, Winter 2012
Exercise 1: Find RC and RB such that BJT would be in active with IC = 25 mA, VCE = 5 V. (VCC = 15 V, Si BJT with β = 100 and VA = ∞).
Ω=+×=+=− −
400 5102551 :KVLCE 3
C
CCECC
RRVRI
V 7.05 and 0 since Activein is BJT 0 =≥=> DCEC VVI
mA 25.0 / == βCB II
k 2.57 7.01025.051 :KVLBE 3
=+×=+=− −
B
BBEBB
RRVRI
F. Najmabadi, ECE65, Winter 2012
Exercise 2: Consider the circuit designed in Exercise 1 (RC = 400 , RB = 57.2 k, VCC = 15 V ). Find the operating point of BJT if β = 200.
mA 25.0 7.0102.5751 :KVLBE 3
=+×=+=−
B
BBEBB
IIVRI
V 7.0 and 0 V, 7.0: Activein is BJT Assume
≥>= CECBE VIV
V 5 400105051 :KVLCE 3
−=+××=+=− −
CE
CECECC
VVVRI
mA 50 == BC II β
BJT in saturation! Note, compared to Exercise 1: IB is the same. IC increased. VCE decreased.
Why biasing with base voltage (fixed bias) does not work?
Changes in BJT β changes the bias point drastically. o BJT can end up in saturation or in cut-off easily.
In fixed bias, IB is set through
BJT β then sets IC = β IB (IC changes with β ). o CE circuit then sets VCE .
But, requirements for BJT in active are on IC and VCE and NOT on IB o IC > 0 , VCE > VD0
To make bias point independent of changes in β, the bias circuit should “set” IC and NOT IB !
F. Najmabadi, ECE65, Winter 2012
B
DBBB R
VVI 0 −=
Biasing with Emitter Degeneration
F. Najmabadi, ECE65, Winter 2012
+
+=−
++=−
EB
EDBB
EEBEBBBB
RRIVV
RIVRIV
1
:KVLBE
0 β
Requires a resistor in the emitter circuit!
EB RR )1( :If +<< β
E
DBBEC
EEDBB
RVVII
RIVV
0
0
−
≈≈
≈−
Condition of means that the voltage drop across RB is small and the bias voltage VBB – VD0 appears across RE , setting IE ≈ IC .
EB RR )1( +<< β
Independent of β !
Emitter resistor provides negative feedback!
F. Najmabadi, ECE65, Winter 2012
TBE VVB
EEBEBBBB
eI
RIVRIV
/ ∝
++=
Independent of β ! Negative Feedback: o If IC ≈ IE ↑ (because β ↑) , VBE ↓ IB ↓ IC ≈ IE ↓
o If IC ≈ IE ↓ (because β ↓) , VBE ↑ IB ↑ IC ≈ IE ↑
β BE -KVL BE junction
BE -KVL BE junction β
Requires a resistor in the emitter circuit.
The bias voltage VBB – VD0 should appear across RE to set IE ≈ IC :
1.
o We need to set to ensure
that this condition is always satisfied!
2. VBE ≈ VD0 . In reality, VBE = VD0 ± ∆VBE with ∆VBE ≈ 0.1 V o We need to set or
Requirements for Biasing with Emitter Degeneration
F. Najmabadi, ECE65, Winter 2012
EEBBBEBB RIRIVV +=−
EBEEBB RRRIRI )1( +<<⇒<< β
)1( min EB RR +<< β
V 1 ≥EE RI
V 0.1 >>EE RI
Emitter Degeneration Bias with a voltage divider
F. Najmabadi, ECE65, Winter 2012
CCBB
B
VRR
RV
RRR
×+
=
=
21
2
21
||
Real Circuit
Voltage Divider
F. Najmabadi, ECE65, Winter 2012
Exercise 3: Find the bias point of the BJT (Si BJT with β = 200 and VA = ∞).
mA 84.2 5107.0)1/(1003.5 2.22
2.22 :KVLBE3
=+++×=
++=−
E
EE
EEBEBB
III
RIVRIβ
V 7.0 and 0 V, 7.0: Activein is BJT Assume
≥>= CECBE VIV
V 0.7 V 10.7 5101084.2101082.2 15
51 :KVLCE
0
333
=>=××++××=
++=−−−
DCE
CE
EECECC
VVV
RIVRI
V 22.215k 34k 9.5
k 9.5
k 03.5k 34||k 9.5||
21
2
21
=×+
=×+
=
===
CCBB
B
VRR
RV
RRR
A 14.1)1/( mA 82.2)1/(
µβββ
=+==+×=
EB
EC
IIII
Notes: 1. We need to solve the complete BE-KVL
as we do not know if 2. β >> 1 is a good approximation that
reduces the amount of work. Answers using β >> 1 approximation:
)1( EB RR +<< β
V 10.7A 14.2 mA, 2.84
==≈≈
CE
BEC
VIII µ
Step 1: Find RC and RE
k 2.0k 3.0 k 1.0 :Choose
=−==
EC
E
RRR
F. Najmabadi, ECE65, Winter 2012
Exercise 4: Design a BJT bias circuit (emitter degeneration with voltage divider) such that IC = 2.5 mA and VCE = 7.5 V. (VCC = 15 V Si BJT with β ranging from 50 to 200 and VA = ∞).
k 3.0 5.7)(105.2 15
51 :KVLCE3
=+++××=
++=−−
EC
EC
EECECC
RRRR
RIVRI
Free to choose individual values RE & RC (we will see later that amplifier parameters sets the individual values)
Circuit Prototype
Check:
V 1≥EE RI
V 15.210105.2 33 ≥=××= −EE RI
Step 2: Find RB and VBB Using relative error, ε = 10% Use largest RB (Will see later why)
F. Najmabadi, ECE65, Winter 2012
Exercise 4 (Cont’d): Design a BJT bias circuit (emitter degeneration with voltage divider) such that IC = 25 mA and VCE = 5 V. (VCC = 15 V Si BJT with β ranging from 50 to 200 and VA = ∞).
k 5.1 k 5.1)1( 0.1 )1( minmin =→=+≤→+<< BEBEB RRRRR ββ
V 20.3 10 10 2.5 0.7
33
0 =→××+=+≈
++=
BB-
ECDBB
EEBEBBBB
VRIVVRIVRIV
Step 3: Find R1 and R2
213.015
3.20
k 10.5||
21
2
21
2121
==+
=
=+
==
RRR
VV
RRRRRRR
CC
BB
B
k 6.4
k 23.9213.0
k 10.5
2
1
=
==
R
R
Step 4: Find commercial R values:
RC = 2 k RE = 1 k R1 = 24 k R2 = 6.4 k
Why biasing with base voltage (fixed bias) does not work?
Changes in BJT β changes the bias point drastically. o BJT can end up in saturation or in cut-off easily.
In fixed bias, IB is set through
BJT β then sets IC = β IB (IC changes with β ). o CE circuit then sets VCE .
But, requirements for BJT in active are on IC and VCE and NOT on IB o IC > 0 , VCE > VD0
To make bias point independent of changes in β, the bias circuit should “set” IC and NOT IB !
F. Najmabadi, ECE65, Winter 2012
B
DBBB R
VVI 0 −=
Emitter-degeneration bias circuits
F. Najmabadi, ECE65, Winter 2012
Basic Arrangement EEBEBBBB RIVRIV ++=
Bias with one power supply
(voltage divider)
EEBEBBBB RIVRIV ++=
Bias with two power supplies
EEBEBBEE RIVRIV ++=
EEEEBEBB VRIVRI −++=0
MOS bias with Gate Voltage
This method is NOT desirable as µnCox (W/L) and Vt are not “well-defined.” Bias point (i.e., ID and VDS) can change drastically due to temperature and/or manufacturing variability. o See S&S Exercise 5.33 (S&S 5th Ed: Exercise 4.19): Changing Vt from 1 to
1.5 V leads to a 75% change in ID.
F. Najmabadi, ECE65, Winter 2012
DDDDDS
tGSoxnD
RIVV
VVL
WCI
−=
−= 2)( 5.0 µ
MOS bias with Source Degeneration (Resistor Rs provides negative feedback!)
F. Najmabadi, ECE65, Winter 2012
Negative Feedback: o If ID ↑ (because µnCox (W/L) ↑ or Vt ↓ ) VGS ↓ ID ↓
o If ID ↓ (because µnCox (W/L) ↓ or Vt ↑ ) VGS ↑ ID ↑
ID Eq. GS KVL
GS KVL ID Eq.
Feedback is most effective if
SGDDSGGS
GSDS
RVIIRVVVIR
/ 0 ≈⇒=+−>>
2)( 5.0 tGSoxnD
DSGGS
VVL
WCI
IRVV
−=
−=
µ
Source-degeneration bias circuits
F. Najmabadi, ECE65, Winter 2012
Basic Arrangement SDGSG RIVV +=
Bias with one power supply
(voltage divider)
Bias with two power supplies
SSSDGS VRIV −+=0
SDGSG RIVV += SDGSSS RIVV +=
F. Najmabadi, ECE65, Winter 2012
Exercise 5: Find the bias point for Vt = 1 V and µnCox (W/L) = 1.0 mA/V2 (Ignore channel-width modulation).
Voltage divider (IG = 0) V 715)87/()7( =×+=GV
V 1 065
7)105.0(101
7 7 :KVL-GS
5.0
2
234
2
=→=−+
=××++
=+++==
=
−
OVOVOV
OVOV
DStOV
DSGSG
OVoxnD
VVVVV
IRVVIRVV
VL
WCI µ
V 5 V 1015
15 :KVL-DS
=−==−=
+=
SDDS
DDD
DDD
VVVIRV
VIR
mA 5.0/ V 527
V 21
===−=−=
=+=
SSD
GSGS
OVGS
RVIVVV
VV
Exercise (impact of RS): Prove that if Vt = 1.5 V (50% change), ID = 0.455mA (9% change)
Biasing in ICs
Resistors take too much space on the chip. So, biasing with emitter or source degeneration are NOT implemented in ICs.
Recall that the goal of a good bias is to ensure that IC and VCE (or ID and VDS for MOS) do not change. One can force IC (or ID for MOS) to be constant using a current source.
F. Najmabadi, ECE65, Winter 2012
Current source forces IE = I
Current source forces ID = I
BJT response to a current source
F. Najmabadi, ECE65, Winter 2012
1) Current source forces: III EC =≈
3B) VE is set by BE-KVL
EBEBB VVIR 0 ++=
2) IB = IC / β
3A) CCCCC IRVV −=
4) ECCE VVV −=
MOS response to a current source
F. Najmabadi, ECE65, Winter 2012
1) Current source forces: IID =
3B) GSGSGS VVVV −=−=
2) VGS is set by 2)( 5.0 tGSoxnD VV
LWCI −= µ
3A) DDDDD IRVV −=
4) SDDS VVV −=
Current Mirrors (or Current Steering circuits) are used as current sources for biasing ICs
F. Najmabadi, ECE65, Winter 2012
Identical BJTs Qref is always in active since
Identical BJTs and vBE,ref = vBE1
o BJTs will have the same iB and the same iC (ignoring Early effect)
0,,
, 0
DrefBErefCE
refC
VVVi
==
>
βC
CBrefCrefiiiiI 22 :KCL , +=+=
/21
1 refref
C II
iI ≈+
==β
For the current mirror to work, Q1 should be in active:
011 DEECCE VVVV ≥+= Since I1 = const. regardless of
VC1 , this is a current source!
An implementation of a BJT Current Mirror
F. Najmabadi, ECE65, Winter 2012
RVVVII
VVIRV
DEECCref
EEBErefCCref
01
:)Q ( KVL-BE
−+=≈
−+=
F. Najmabadi, ECE65, Winter 2012
Exercise 6: Find the bias point of Q2 (Si BJT with β = 100 and VA = ∞).
mA 4.65
mA 4.65
5 1025
1
3
=≈
=
−+×=
ref
ref
BEref
III
VI
Current Mirror
V 1.165 7.0105.4610100
10100 :KVL-BE2
21
263
2223
−==++×××=
++×=−
EC
E
EBEB
VVV
VVI
A 46.5/mA 4.65
22
122
µβ ≈=≈=≈
CB
EC
IIIII
V 7.0 1.56 V 1.56
165.11065.4105
105 :KVL-CE2
02
2
332
2223
=>==
−××−=
++=−
DCE
CE
CE
ECEC
VVVV
VVI
Assume Q2 in active:
Q2 in active!
Check Q1 in active:
V 7.0 3.835V 3.835 5 1.165)5(
01
11
=>==+−=−−=
DCE
CCE
VVVV
Examples of BJT current mirrors
F. Najmabadi, ECE65, Winter 2012
PNP current Mirror One “reference” BJT feeds many current mirrors
Integer multiple of Iref can be made (See Q3 & Q4)
MOS Current-Steering Circuit
F. Najmabadi, ECE65, Winter 2012
An implementation of a MOS current steering circuit
F. Najmabadi, ECE65, Winter 2012
The above quadratic equation gives VOV . I1 is then found from the MOS iD equation.
SSGSDDDref
OVrefoxnDref
VvRiVVLWCiI
−+=
==
:)Q ( KVL-GS
)/(5.0 2µ
0] [ ] )/(5.0 [
02 =+−−++
=+−−+
tDDSSOVOVrefoxn
tDDSSOVD
VVVVVRLWCVVVVRi
µ
Examples of MOS current steering circuits
F. Najmabadi, ECE65, Winter 2012
One “reference” MOS feeds many current steering circuits.
Any value of Iref can be made (thus, current-steering circuit instead of current-mirror)
( )( )refref LW
LWII
/ / 11 = ( )
( )refref LWLW
II
/ / 22 =
PMOS current steering circuit
An implementation of current steering circuit to bias several transistors in an IC
F. Najmabadi, ECE65, Winter 2012 Exercise: Compute I4/Iref