Upload
heru-sudarsono
View
218
Download
0
Embed Size (px)
Citation preview
7/27/2019 Kasmudi
1/79
--ORGANIZATION & ARCHITECTUREORGANIZATION & ARCHITECTURE
Konse Or anisasi danKonse Or anisasi danArsitektur KomputerArsitektur Komputer
EndroAriyanto(END) Februari2011
7/27/2019 Kasmudi
2/79
en a u uan
Fungsi komputer Struktur komputer
12022008 #1
7/27/2019 Kasmudi
3/79
apan ma er mu erasa erman aa(berguna) ?
Bila anda bekerja di suatu perusahaan dan andadiminta untuk:
Memilih spesifikasi komputer yang akan digunakan
dengan spesifikasi sesuai kebutuhan dan harga kompetitifMembuat program yang akan ditanam di embedded
system
e a u an e ug er a ap program yang e a er ns apada embedded system(sensor mesin, sistem pengapianelektronik EFI dll
Bila anda mempelajari pengetahuan yang
12022008 #2
COA/Endro Ariyanto/
7/27/2019 Kasmudi
4/79
?
A a an kauA a an kauketahui tentangketahui tentang
12022008 #3
7/27/2019 Kasmudi
5/79
Ba aimana ro ramBa aimana ro ram di bawah inidi bawah ini
dieksekusi ?dieksekusi ?
readln(a);readln(a);
b := round(pi * sqr(a/4.5));b := round(pi * sqr(a/4.5));
c :=c := --232232
elseelsewriteln hai!writeln hai!
12022008 #4
7/27/2019 Kasmudi
6/79
Pertan aan berikut harus bisa di awabPertan aan berikut harus bisa di awab
sesudah kuliah COAsesudah kuliah COA-tingkat tinggi (high level) disimpan secara internaldi dalam kom uter dan ba aimana notasi tersebutdieksekusi ?
Bagaimana input/output diimplementasikan ?
Bagaimana variable dipresentasikan dan disimpan di
dalam komputer ? Bagaimana konstanta numerikdipresentasikan
dan disimpan di dalam komputer ?
aga mana ompu er meng mp emen as anoperator aritmatika, logika, dan relasional ?
control (sequential, branching, iteration) ?
12022008 #5COA/Endro Ariyanto/
7/27/2019 Kasmudi
7/79
Di mana Arsitektur Kom uterDi mana Arsitektur Kom uter
berada ?berada ? (1)(1)
12022008 #6
7/27/2019 Kasmudi
8/79
Di mana Arsitektur Kom uterDi mana Arsitektur Kom uter
berada ?berada ? (2)(2) er e a an ara mu ompu er compu er sc ence an e nkomputer (engineering)
Menghubungkan matematika dan fisika melalui pengembangan
peralatan praktis Di atasnya adalah perancangan sistem komputer dan sistem operasi Sebagian besar konsep arsitektur komputer telah dikembangkan
sejak lama r r ru ru Sebagian besar pengembangan hardware jauh lebih cepat daripada
pengembangan software atau konsep arsitektur komputer
Hukum Moore menyatakan bahwa: Jumlah transistor di dalam sebuah chip (IC) bertambah 2x lipat setiap18 bulan
Harga per bit memori turun secara eksponensial Power per bit turun secara eksponensial, semakin cepat, dan semakin
handal reliable
12022008 #7
7/27/2019 Kasmudi
9/79
#8COA/Endro Ariyanto/20100208
7/27/2019 Kasmudi
10/79
#9COA/Endro Ariyanto/20100208
7/27/2019 Kasmudi
11/79
Arsitektur Kom uter vsArsitektur Kom uter vs. O. Or anisasir anisasi
KomputerKomputer (1)(1)enyusun ur- ur yang a a agar apa man aa anoleh programmer
Set instruksi a akah set instruksi itu ?
Jumlah bit yang digunakan untuk representasi data Representasi tipe data (integer, character, floating point, dll)
dengan dunia ?)
Teknik-teknik pengalamatan memory Apakah instruksi perkalian sudah ada ? Contoh: Komputer IBM 360
,
Arsitektur logikanya sama, tetapi organisasinya telah berubah secaradrastis
- Software yang dikompile untuk 386 masih dapat dijalankan pada
prosesor yang lebih baru
#10
, ,
COA/Endro Ariyanto/20100208
7/27/2019 Kasmudi
12/79
Arsitektur Kom uter vsArsitektur Kom uter vs. O. Or anisasir anisasi
KomputerKomputer(2)(2)
>Mengorganisir implementasi fitur-fitur;
antarmuka, teknologi memori) Operasi perkalian
, Dengan operasi penjumlahan berkali-kali
Jumlah register yang akan digunakan Apakah register itu? Berapa jumlah register di dalam suatu CPU ?
Floating point unit (FPU) Apakah Floating point unit itu ?
Mengeksekusi perhitungan floating point di dalam hardware CPU komputer desktop apakah yang pertama kali menggunakan
FPU ?
12022008 #11
Motorola 68040 Intel 486
7/27/2019 Kasmudi
13/79
Arsitektur Kom uter vsArsitektur Kom uter vs. O. Or anisasir anisasi
KomputerKomputer(2)(2)
#12COA/Endro Ariyanto/20100208
7/27/2019 Kasmudi
14/79
Arsitektur Kom uter vsArsitektur Kom uter vs. O. Or anisasir anisasi
KomputerKomputer(2)(2)
#13COA/Endro Ariyanto/20100208
7/27/2019 Kasmudi
15/79
Arsitektur Kom uter vsArsitektur Kom uter vs. O. Or anisasir anisasi
KomputerKomputer(2)(2)
#14COA/Endro Ariyanto/20100208
7/27/2019 Kasmudi
16/79
Arsitektur Kom uter vsArsitektur Kom uter vs. O. Or anisasir anisasi
KomputerKomputer(2)(2)
#15COA/Endro Ariyanto/20100208
7/27/2019 Kasmudi
17/79
Arsitektur Kom uter vsArsitektur Kom uter vs. O. Or anisasir anisasi
KomputerKomputer(2)(2)
#16COA/Endro Ariyanto/20100208
7/27/2019 Kasmudi
18/79
Arsitektur Kom uter vsArsitektur Kom uter vs. O. Or anisasir anisasi
KomputerKomputer(2)(2)
#17COA/Endro Ariyanto/20100208
7/27/2019 Kasmudi
19/79
Arsitektur Kom uter vsArsitektur Kom uter vs. O. Or anisasir anisasi
KomputerKomputer(3)(3)
CPU, bus, dan memori ?
G4: 1-1.25 GHzAthlon Pentium: 1.5-3 GHz
Organisasi Memory
A akah suatu rosesor mem un ai cache memor ? Berapakah kecepatan suatu memori dalam
mentransfer data ? G4: 4 instruksi tiap siklus, 4 byte/instruksi, 1 GHz
clock
per detik dari memori (teknologi saat ini: 5.3
GB/s)
12022008 #18
7/27/2019 Kasmudi
20/79
komponen lain
-sebagai bagian dari struktur
Data processing
Pen umlahan en uran an konversi terhada data dll
Data storage Penyimpanan data hasil pemrosesan
Pengam i an ata yang te a isimpan
Data movement(I/O, komunikasi data, ...)
Pergerakan data eksternal (komputer dengan peralatan lain)
Control
12022008 #19
Pengendalian ke-3 proses di atas
COA/Endro Ariyanto/
7/27/2019 Kasmudi
21/79
12022008 #20COA/Endro Ariyanto/
7/27/2019 Kasmudi
22/79
Perpindahan data
ar ev ce uar edevice luar lainnyaMisal:Copy data dari harddisk ke
12022008 #21COA/Endro Ariyanto/
7/27/2019 Kasmudi
23/79
Penyimpanan data
memori komputer
Misal:
Harddisk ke RAM atausebaliknya
12022008 #22COA/Endro Ariyanto/
7/27/2019 Kasmudi
24/79
Pemrosesan datadari memori dan
disimpan lagi ke
Misal:
Eksekusi ro ram: ambil dariRAM diproses taruh lagi diRAM
12022008 #23COA/Endro Ariyanto/
7/27/2019 Kasmudi
25/79
Pemrosesan ata
I/O atause a nya
Misal:Membuka fileMS Word, Excel, dll dariharddisk atau flashdisk
12022008 #24COA/Endro Ariyanto/
7/27/2019 Kasmudi
26/79
--
ompu er a se aga ev ce yang apaberkomunikasi dengan dunia luar, dapat
meman pu as a a an meny mpannya Sebuah kotak yang dapat terhubung dengan jaringan
omun as an per p era
Software: sistem operasi dan program aplikasi Sistem operasi mengontrol pengoperasian programaplikasi
12022008 #25COA/Endro Ariyanto/
7/27/2019 Kasmudi
27/79
--
Peri herals Com uter
Input/
u pu en ra
Processing
UnitSystems
Interconnection
Main
Memory
Communication
lines
12022008 #26COA/Endro Ariyanto/
7/27/2019 Kasmudi
28/79
--
en ra rocess ng n : Mengendalikan kerja komputer, dan pemrosesan
a a Main memory:
Menyimpan data yang akan atau baru saja
diproses System interconnection (bus):
Mekanisme komunikasi internal antara CPU
memori, dan I/O I O:
Memindahkan data antara komputer dengan
lin kun an luar
12022008 #27COA/Endro Ariyanto/
7/27/2019 Kasmudi
29/79
--
CPU
ComputerArithmetic
and Logic Unit
InternalControlCPU
I/O
System
Bus FloatingCPU
Intercon-
nection
MemoryPoint
Unit
Registers
12022008 #28COA/Endro Ariyanto/
7/27/2019 Kasmudi
30/79
--
r me c og c n :
Melakukan fungsi pemrosesan data
Control Unit:
Register: Menyimpan data internal CPU (Data, Instruksi,Stack, Integer, Floating Point)
Floating Point Unit (FPU)
Mengatur mekanisme komunikasi antara ALU,
12022008 #29
Control Unit, dan Register
COA/Endro Ariyanto/
7/27/2019 Kasmudi
31/79
--
equenc ng
Logic
Control
ALU
Internal
Bus
Control Unit
Registers and
DecodersRegisters
Memory
12022008 #30COA/Endro Ariyanto/
7/27/2019 Kasmudi
32/79
--
on ro un er r ar omponen n erna :
Sequencing logic
Sequencing logic dan control memory menentukan keluarandari control unit
Control unit registers dan decoders
Control memor
e a- eve
Pemrosesan parallel dan multi-komputer
Pengontrolan proses dilakukan secara tersebar atauterpusat, tergantung modelnya
12022008 #31COA/Endro Ariyanto/
7/27/2019 Kasmudi
33/79
[STA03] Stalling, William. 2003. Computer Organizationand Architecture: Designing for Performance.
6th edition. Prentice Hall.HTT02 htt : en.wiki edia.or wiki Moores law
12022008 #32COA/Endro Ariyanto/
7/27/2019 Kasmudi
34/79
--ORGANIZATION & ARCHITECTUREORGANIZATION & ARCHITECTURE
Chapter 2
Evolution of Computers
7/27/2019 Kasmudi
35/79
7/27/2019 Kasmudi
36/79
Mechanical Computers 1672 - Leibniz added multiplication and division (First 4-function
ca cu a or
LeibnizLeibniz
Kalkulator LeibnizKalkulator Leibniz12022008 #35COA/Endro Ariyanto/
7/27/2019 Kasmudi
37/79
a un emu an... s Charles Babbage built the difference engine and then
. The analytical engine had a memory, a computation
unit and in ut reader unched cards and an out utunit (punched and printed output).
The analytical engine was the First general purposecompu er. Ada Lovelace worked for him, and was the worlds
Ada, the computer language, is named in her honor
technology at that time could not manufacture theprecision gears needed to make it work
An analytical engine based on Babbages design hasbeen built and it works!
36
12022008 #36
7/27/2019 Kasmudi
38/79
Babbage's DifferenceBabbage's Difference EngineEngineAda Lovelace
12022008 #37COA/Endro Ariyanto/
7/27/2019 Kasmudi
39/79
Babbage'sBabbage'sAnalytical Engine12022008 #38COA/Endro Ariyanto/
7/27/2019 Kasmudi
40/79
Babbage'sBabbage'sAnalytical Engine12022008 #39COA/Endro Ariyanto/
7/27/2019 Kasmudi
41/79
...
John Atanasoff (Iowa State College) and GeorgeJohn Atanasoff
Aiken built an electronic relay version of Babbages
By the time he built the Mark II, relays were obsolete
. Alan Turing, famous British mathemetician,
,
Since the British government didnt unclassify COLOSSUS for30 years, none of its science influenced later computereve opment
en ngs s ar e o move...
12022008 #40COA/Endro Ariyanto/
7/27/2019 Kasmudi
42/79
Atanasoff-Berry_Computer12022008 #41COA/Endro Ariyanto/
7/27/2019 Kasmudi
43/79
42Colossus Computer
12022008 #42COA/Endro Ariyanto/
7/27/2019 Kasmudi
44/79
ENIAC (Electronic Numerical Integrator And Computer) Designed at UPenn by Mauchley and Eckert (Mauchley saw Stibbitz
Purpose was to do calculations for the Army Ballistics Laboratory 5000 calculations per second (much faster than mechanical
Programs were entered by connecting jumper cables and setting
switches (6000 of them) The computer weighed 30 tons and used 140kW of power (equivalentof 233 60W bulbs)
Basic element was the vacuum tube Numbers were represented digitally by clusters of 10 vacuum tubes
(one for each digit 0-9), ,
1955 Its first major task was to help design the H-bomb
12022008 #43
7/27/2019 Kasmudi
45/79
Tube lamp
12022008 #44COA/Endro Ariyanto/
7/27/2019 Kasmudi
46/79
ENIAC12022008 #45COA/Endro Ariyanto/
7/27/2019 Kasmudi
47/79
ENIAC12022008 #46COA/Endro Ariyanto/
7/27/2019 Kasmudi
48/79
The von Neumann Machine John von Neumann thought he could improve the
programming aspect o computers Put the program in the same place as the data (some
Stored-program concept
-modifiable code)
Permits more flexibilit in how the memor is used(data v. program)
Creates a bottleneck between the CPU and memoryur ng execu on
Turing had the same idea at about the same time
,at Univ. of Cambridge (Wilkes)12022008 #47COA/Endro Ariyanto/
7/27/2019 Kasmudi
49/79
EDSAC computer12022008 #48COA/Endro Ariyanto/
7/27/2019 Kasmudi
50/79
e von eumann ac ne IAS computer was developed at Princeton and
s ar e unc on ng n . IAS computer was the basis for all futurecomputers
Main memory, which stores both data andinstructions ALU for processing data
Control unit which fetches and executesinstructions I/O devices to handle input and output.
12022008 #49COA/Endro Ariyanto/
7/27/2019 Kasmudi
51/79
IAS computer12022008 #50COA/Endro Ariyanto/
Evolution ofC t
7/27/2019 Kasmudi
52/79
Computers
Struktur IAS computer12022008 #51COA/Endro Ariyanto/
7/27/2019 Kasmudi
53/79
each
instructions (20 bits each)
way
Instructions consist of an 8-bit opcode and a 12-bita ress oca ons Instruction size limits accessible memory
and executing them one at a time Since there are two instructions er word, it actuall fetches twoinstructions at once
The second instruction is held in the IBR: instruction bufferre ister
12022008 #52
7/27/2019 Kasmudi
54/79
The control unit and the ALU both contains registers thatcan hold data temporarily
emory u er reg s er - use o s ore or rece vea word from memory
-memory to store or receive a word
Instruction Re ister IR - contains the currentinstruction Instruction Buffer Register [IBR] - holds the right-hand
Program Counter [PC] - Indicates the memory address
Accumulator [AC] - holds the result of ALU operatorsusuall the most si nificant bits
Multiplier Quotient [MQ] - holds the least significant bitsof ALU operators
12022008 #53
7/27/2019 Kasmudi
55/79
unc on o e compu er Instruction cycle:
Fetch cycle - the op-code of the next instruction is loaded into the theIR, and the address from the instruction is loaded into the MAR. In the
IAS computer this instruction can come from the IBR, or it can beobtained by loading the PC value into the MAR, loading the word from
, , ,MAR.
Execute cycle - the op-code in the IR now sets particular control signals
the ALU. There are 21 instructions, which fall into 5 groups: Data transfer - move data between memory and the ALU registers, or
between two ALU registers.
Unconditional Branch - modify the PC to jump within a program - ,
last ALU action Arithmetic Instructions - ALU operations on data -
inserted into instructions stored in memory. This allows you to do thingslike indexed arrays
12022008 #54
7/27/2019 Kasmudi
56/79
e e c -execu e cyc e orms e as s o edesign
The computer itself does nothing except fetch thenext instruction and modify some control signals.
executes the program.
running tells it to do.
Modern computers still follow many of these basices gn e emen s, u are muc more comp ex
because they try to use parallelism and execute
.12022008 #55
-
7/27/2019 Kasmudi
57/79
Sperry (went on to
Formed by Eckert
1947
- perry-Rand Corporation,t e rst success u
commercialcomputer ear y50s)
Used for the 1950census
-
12022008 #56COA/Endro Ariyanto/
-
7/27/2019 Kasmudi
58/79
UNIVAC II
greater memoryca acit & hi herperformance
First u wardcompatible machine
-12022008 #57COA/Endro Ariyanto/
-
7/27/2019 Kasmudi
59/79
UNIVAC 1100-
successful,
mostly designed
applications
-12022008 #58COA/Endro Ariyanto/
-
7/27/2019 Kasmudi
60/79
IBM 701 - 1952 (it sold nineteen 701 computers)-
Commercial Computers (Post-transistor) Transistors were develo ed at Bell labs in 1947 NCR & RCA had small transistor computers before IBM (MIT first in
1954 with TX-0)
Multiplexor bus design, I/O Channel concept
Transistors allowed for greater speed, larger memory capacity, and
Second generation of computers began: High-level programming languages (FORTRAN), and system software More complex ALUs and control units
DEC began building minicomputers (first PDP-1 sold for $120kin1959 Large screen led to the rst video game at MIT: SpaceWar
12022008 #59
-
7/27/2019 Kasmudi
61/79
PDP-112022008 #60COA/Endro Ariyanto/
7/27/2019 Kasmudi
62/79
r enera on ompu ers 1958: Integrated circuit: you could put transistors and other circuit
devices on a single chip. Old technology:
each transistor was the size of a pin head, , , .
individually up to a several 100,000 components to the more advanced computers
12022008 #61COA/Endro Ariyanto/
7/27/2019 Kasmudi
63/79
Third Generation Computers Integrated circuits
ne wa er usua y a ou n ame er, a oug ey re ge ng
bigger) One pattern: i.e. a CPU, or a quad NAND gate, etc.. Repeat the pattern in 2D across the chip Saw the chip into the little blocks
As feature size gets smaller, a linear decrease in feature size in x
and y is a squared increase in the number of components perw r w r r v
Current achievements are greater than 60 million
12022008 #62
7/27/2019 Kasmudi
64/79
Inte rated
circuits12022008 #63COA/Endro Ariyanto/
7/27/2019 Kasmudi
65/79
IBM System 360 (introduced in 1964) First non-upward compatible line, but they wanted
to improve t e arc itecture o t e 7 series,and it turned out to be the success of the decade,
. This was IBMs major move to computers based on
integrated circuits
e arc ec ure s s e as s or mos oIBMs large computers.
machines, with different capabilities for differentprices. 360 was the first multi-tasking architecture with
multiple programs stored in memory
12022008 #64
7/27/2019 Kasmudi
66/79
IBM System 36012022008 #65COA/Endro Ariyanto/
7/27/2019 Kasmudi
67/79
DEC PDP-8 Small enough to sit on a lab bench or be built into
ot er equipment It was cheap enough for a lab to purchase ($18k).
- , o owe y e - , were s g ory years.
PDP series was the first to use a bus
.
12022008 #66
7/27/2019 Kasmudi
68/79
-12022008 #67COA/Endro Ariyanto/
7/27/2019 Kasmudi
69/79
PDP-812022008 #68COA/Endro Ariyanto/
Com uter Histor
7/27/2019 Kasmudi
70/79
emory -
rings (cores) that could each hold one bit-
decent size (256 bits)
- sem con uctor memory ecamecheaper than core memory (magnetic circles)
Since 1970 - 11 generations: 256, 1K, 4K,
1 Gbit memories are close to production
12022008 #69
Com uter Histor
7/27/2019 Kasmudi
71/79
Core
memory
12022008 #70COA/Endro Ariyanto/
Com uter Histor
7/27/2019 Kasmudi
72/79
em con uc or memory
12022008 #71COA/Endro Ariyanto/
Com uter Histor
7/27/2019 Kasmudi
73/79
Microprocessors First microprocessor
was t e 4 4, w icwas built by an Intel
run a calculator for aJapanese firm (he did
more efficient than the12 re uested . Intel bought back the
rights to the chip and
a few months later Interest in the chip
12022008 #72COA/Endro Ariyanto/
Com uter Histor
7/27/2019 Kasmudi
74/79
Microprocessors 1974 - Intel 8080, the rst general purpose microprocessor, followed by
n e
8086
Intel738080 Intel 8088
12022008 #73COA/Endro Ariyanto/
Com uter Histor
7/27/2019 Kasmudi
75/79
Microprocessors 1975 - Wozniak and Jobs desi n the A le I usin the
Morotola 6502 microprocessor 1977 - Apple II with all the trimmings 1985 - Intel 80386, their rst 32-bit processor (HP, Bell
Labs, and Motorola already had one)
- -board float point units [FPU]
12022008 #74
7/27/2019 Kasmudi
76/79
Current Technology in Microprocessors Pentium, PowerPC, Sparc
Branch prediction - figuring out where to getinstructions from next a a ow na ys s - ge ng a a n o e e ore
it needs it
-may be needed later On-chi floatin oint units ver com lex control
units
Pipline architectures - dividing the F-E cycle into smallpar s an execu ng e par s npara e
Superscalar design - having multiple functional units
12022008 #75
7/27/2019 Kasmudi
77/79
e o e-nec s memory: e processors are an or er omagnitude (or more) faster than the
Increase the amount of memory grabbed at any onetime
Use cache and buffering systems Increase bandwidth between rocessors and memor
and use higher-speed buses P4 uses a 400 MHz memory bus technology called
RAMBUS has strict requirements about how close
a nanosecond to travel 1 foot)
12022008 #76
7/27/2019 Kasmudi
78/79
ecen eve opmen s n Copper wire (IBM development): up to an order of
Parallel pipelines (Itanium)
II/MMX, Athlon 3DNow, Pentium 4) 64-bit architectures Itanium PowerPC 620 UltraS arc
G3/G4) Speculative execution on a global scale 2-level cache on the processor (PowerPC G3/G4, Pentium
III, Itanium)
Magnetic memory (MRAM) that is as fast as DRAM.
into production12022008 #77
7/27/2019 Kasmudi
79/79
axwe , ruce . r nc p es o ompu erArchitecture. edition. Swarthmore College.
12022008 #78