Upload
joao-artilheiro
View
216
Download
0
Embed Size (px)
Citation preview
7/27/2019 MC908JL8CPE
1/212
M68HC08
Microcontrollers
freescale.com
MC68HC908JL8
MC68HC908JK8
MC68HC908KL8
MC68HC08JL8
MC68HC08JK8
Data Sheet
MC68HC908JL8Rev. 3.1
3/2005
7/27/2019 MC908JL8CPE
2/212
7/27/2019 MC908JL8CPE
3/212
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
Freescale Semiconductor 3
Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc.This product incorporates SuperFlash technology licensed from SST.
Freescale Semiconductor, Inc., 2005. All rights reserved.
MC68HC908JL8MC68HC908JK8MC68HC908KL8MC68HC08JL8
MC68HC08JK8Data Sheet
To provide the most up-to-date information, the revision of our documents on the World Wide Web will bethe most current. Your printed copy may be an earlier revision. To verify you have the latest informationavailable, refer to:
http://www.freescale.com
The following revision history table summarizes changes contained in this document. For your
convenience, the page number designators have been linked to the appropriate location.
7/27/2019 MC908JL8CPE
4/212
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
4 Freescale Semiconductor
Revision History
DateRevision
LevelDescription
PageNumber(s)
Mar 2005 3.1Added IRQ timing to Table 17-5 . Control Timing (5V) and Table 17-8 .Control Timing (3V)
188, 190
Nov 2004 3
Chapter 9 Serial Communications Interface (SCI) Corrected SCImodule clock source from OSCCLK to Bus Clock throughout.
121206
Figure 13-2 . Keyboard Interrupt Block Diagram Removed incorrect Schmitt trigger in block diagram.
168
14.7.2 Stop Mode STOP_ICLKDIS bit does not affect stop modeconditions for COP. Replaced section with new text.
176
Added Appendix A MC68HC08JL8 ROM parts. 201
Added Appendix B MC68HC908KL8. 207
Nov 2002 2 First general release.
7/27/2019 MC908JL8CPE
5/212
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
Freescale Semiconductor 5
List of Chapters
Chapter 1 General Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17
Chapter 2 Memory. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25
Chapter 3 Configuration and Mask Option Registers (CONFIG & MOR) . . . . . . . . . . . . . .41
Chapter 4 Central Processor Unit (CPU). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .45
Chapter 5 System Integration Module (SIM). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .61
Chapter 6 Oscillator (OSC). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .79
Chapter 7 Monitor ROM (MON) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .85Chapter 8 Timer Interface Module (TIM) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .105
Chapter 9 Serial Communications Interface (SCI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .121
Chapter 10 Analog-to-Digital Converter (ADC). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .145
Chapter 11 Input/Output (I/O) Ports. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .151
Chapter 12 External Interrupt (IRQ). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .163
Chapter 13 Keyboard Interrupt Module (KBI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 167
Chapter 14 Computer Operating Properly (COP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 173
Chapter 15 Low Voltage Inhibit (LVI). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .177
Chapter 16 Break Module (BREAK). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .179
Chapter 17 Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .185
Chapter 18 Mechanical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .195
Chapter 19 Ordering Information. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .199
Appendix A MC68HC08JL8 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .201
Appendix B MC68HC908KL8 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .207
7/27/2019 MC908JL8CPE
6/212
List of Chapters
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
6 Freescale Semiconductor
7/27/2019 MC908JL8CPE
7/212
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
Freescale Semiconductor 7
Table of Contents
Chapter 1General Description
1.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
1.2 Features. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
1.3 MCU Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
1.4 Pin Assignments . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
1.5 Pin Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Chapter 2Memory
2.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
2.2 I/O Section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
2.3 Monitor ROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
2.4 Random-Access Memory (RAM) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
2.5 FLASH Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
2.6 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
2.7 FLASH Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
2.8 FLASH Page Erase Operation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
2.9 FLASH Mass Erase Operation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
2.10 FLASH Program Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
2.11 FLASH Block Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
2.12 FLASH Block Protect Register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Chapter 3Configuration and Mask Option Registers (CONFIG & MOR)
3.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
3.2 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
3.3 Configuration Register 1 (CONFIG1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
3.4 Configuration Register 2 (CONFIG2). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
3.5 Mask Option Register (MOR). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
Chapter 4
Central Processor Unit (CPU)4.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
4.2 Features. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
4.3 CPU Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 464.3.1 Accumulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 464.3.2 Index Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 464.3.3 Stack Pointer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
7/27/2019 MC908JL8CPE
8/212
Table of Contents
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
8 Freescale Semiconductor
4.3.4 Program Counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 474.3.5 Condition Code Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
4.4 Arithmetic/Logic Unit (ALU) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
4.5 Low-Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 494.5.1 Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 494.5.2 Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
4.6 CPU During Break Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 504.7 Instruction Set Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
4.8 Opcode Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Chapter 5System Integration Module (SIM)
5.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
5.2 SIM Bus Clock Control and Generation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 635.2.1 Bus Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 635.2.2 Clock Start-Up from POR or LVI Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 635.2.3 Clocks in Stop Mode and Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
5.3 Reset and System Initialization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 645.3.1 External Pin Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 645.3.2 Active Resets from Internal Sources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 645.3.2.1 Power-On Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 655.3.2.2 Computer Operating Properly (COP) Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 665.3.2.3 Illegal Opcode Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 665.3.2.4 Illegal Address Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 665.3.2.5 Low-Voltage Inhibit (LVI) Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
5.4 SIM Counter. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 675.4.1 SIM Counter During Power-On Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 675.4.2 SIM Counter During Stop Mode Recovery. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 675.4.3 SIM Counter and Reset States . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
5.5 Exception Control. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 675.5.1 Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 675.5.1.1 Hardware Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 695.5.1.2 SWI Instruction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 705.5.2 Interrupt Status Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 705.5.2.1 Interrupt Status Register 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 715.5.2.2 Interrupt Status Register 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 725.5.2.3 Interrupt Status Register 3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 725.5.3 Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 725.5.4 Break Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 725.5.5 Status Flag Protection in Break Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73
5.6 Low-Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 735.6.1 Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 735.6.2 Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74
5.7 SIM Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 755.7.1 Break Status Register (BSR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 755.7.2 Reset Status Register (RSR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 765.7.3 Break Flag Control Register (BFCR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77
7/27/2019 MC908JL8CPE
9/212
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
Freescale Semiconductor 9
Chapter 6Oscillator (OSC)
6.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
6.2 Oscillator Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 796.2.1 XTAL Oscillator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 806.2.2 RC Oscillator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81
6.3 Internal Oscillator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 816.4 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 826.4.1 Crystal Amplifier Input Pin (OSC1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 826.4.2 Crystal Amplifier Output Pin (OSC2/RCCLK/PTA6/KBI6) . . . . . . . . . . . . . . . . . . . . . . . . . . 826.4.3 Oscillator Enable Signal (SIMOSCEN) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 826.4.4 XTAL Oscillator Clock (XTALCLK). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 826.4.5 RC Oscillator Clock (RCCLK) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 826.4.6 Oscillator Out 2 (2OSCOUT) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 826.4.7 Oscillator Out (OSCOUT). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 836.4.8 Internal Oscillator Clock (ICLK) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
6.5 Low Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
6.5.1 Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 836.5.2 Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
6.6 Oscillator During Break Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
Chapter 7Monitor ROM (MON)
7.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85
7.2 Features. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85
7.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 857.3.1 Entering Monitor Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 877.3.2 Baud Rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89
7.3.3 Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 897.3.4 Echoing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 907.3.5 Break Signal. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 907.3.6 Commands. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90
7.4 Security . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93
7.5 ROM-Resident Routines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 947.5.1 PRGRNGE. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 967.5.2 ERARNGE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 977.5.3 LDRNGE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 987.5.4 MON_PRGRNGE. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 997.5.5 MON_ERARNGE. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 997.5.6 MON_LDRNGE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100
7.5.7 EE_WRITE. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1007.5.8 EE_READ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103
7/27/2019 MC908JL8CPE
10/212
Table of Contents
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
10 Freescale Semiconductor
Chapter 8Timer Interface Module (TIM)
8.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105
8.2 Features. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105
8.3 Pin Name Conventions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105
8.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1068.4.1 TIM Counter Prescaler . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1088.4.2 Input Capture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1088.4.3 Output Compare. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1088.4.3.1 Unbuffered Output Compare . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1098.4.3.2 Buffered Output Compare . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1098.4.4 Pulse Width Modulation (PWM) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1098.4.4.1 Unbuffered PWM Signal Generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1108.4.4.2 Buffered PWM Signal Generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1118.4.4.3 PWM Initialization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111
8.5 Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112
8.6 Low-Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112
8.6.1 Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1128.6.2 Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112
8.7 TIM During Break Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113
8.8 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1138.8.1 TIM Clock Pin (ADC12/T2CLK) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1138.8.2 TIM Channel I/O Pins (PTD4/T1CH0, PTD5/T1CH1, PTE0/T2CH0, PTE1/T2CH1) . . . . . 113
8.9 I/O Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1148.9.1 TIM Status and Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1148.9.2 TIM Counter Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1158.9.3 TIM Counter Modulo Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1168.9.4 TIM Channel Status and Control Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117
8.9.5 TIM Channel Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 119
Chapter 9Serial Communications Interface (SCI)
9.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121
9.2 Features. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121
9.3 Pin Name Conventions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121
9.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1239.4.1 Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1239.4.2 Transmitter. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1249.4.2.1 Character Length . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1249.4.2.2 Character Transmission . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1259.4.2.3 Break Characters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1259.4.2.4 Idle Characters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1259.4.2.5 Inversion of Transmitted Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1269.4.2.6 Transmitter Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1269.4.3 Receiver. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1269.4.3.1 Character Length . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126
7/27/2019 MC908JL8CPE
11/212
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
Freescale Semiconductor 11
9.4.3.2 Character Reception. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1269.4.3.3 Data Sampling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1289.4.3.4 Framing Errors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1299.4.3.5 Baud Rate Tolerance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1309.4.3.6 Receiver Wakeup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1319.4.3.7 Receiver Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 132
9.4.3.8 Error Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1329.5 Low-Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1339.5.1 Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1339.5.2 Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 133
9.6 SCI During Break Module Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 133
9.7 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1339.7.1 TxD (Transmit Data). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1339.7.2 RxD (Receive Data) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 133
9.8 I/O Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1349.8.1 SCI Control Register 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1349.8.2 SCI Control Register 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1369.8.3 SCI Control Register 3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1389.8.4 SCI Status Register 1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1399.8.5 SCI Status Register 2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1429.8.6 SCI Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1429.8.7 SCI Baud Rate Register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 143
Chapter 10Analog-to-Digital Converter (ADC)
10.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 145
10.2 Features. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 145
10.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14510.3.1 ADC Port I/O Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 146
10.3.2 Voltage Conversion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14710.3.3 Conversion Time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14710.3.4 Continuous Conversion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14710.3.5 Accuracy and Precision . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 147
10.4 Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 147
10.5 Low-Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14710.5.1 Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14710.5.2 Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 148
10.6 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14810.6.1 ADC Voltage In (ADCVIN) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 148
10.7 I/O Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 148
10.7.1 ADC Status and Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14810.7.2 ADC Data Register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15010.7.3 ADC Input Clock Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150
7/27/2019 MC908JL8CPE
12/212
Table of Contents
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
12 Freescale Semiconductor
Chapter 11Input/Output (I/O) Ports
11.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 151
11.2 Port A. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15311.2.1 Port A Data Register (PTA) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15311.2.2 Data Direction Register A (DDRA) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 153
11.2.3 Port A Input Pull-Up Enable Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15511.3 Port B. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15611.3.1 Port B Data Register (PTB) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15611.3.2 Data Direction Register B (DDRB) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 156
11.4 Port D. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15711.4.1 Port D Data Register (PTD) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15811.4.2 Data Direction Register D (DDRD). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15811.4.3 Port D Control Register (PDCR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 160
11.5 Port E. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16011.5.1 Port E Data Register (PTE) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16011.5.2 Data Direction Register E (DDRE) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 161
Chapter 12External Interrupt (IRQ)
12.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 163
12.2 Features. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 163
12.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16312.3.1 IRQ Pin. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 164
12.4 IRQ Module During Break Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 165
12.5 IRQ Status and Control Register (INTSCR). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 166
Chapter 13
Keyboard Interrupt Module (KBI)13.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 167
13.2 Features. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 167
13.3 I/O Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 167
13.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16813.4.1 Keyboard Initialization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 169
13.5 Keyboard Interrupt Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16913.5.1 Keyboard Status and Control Register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16913.5.2 Keyboard Interrupt Enable Register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 170
13.6 Low-Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17113.6.1 Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 171
13.6.2 Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17113.7 Keyboard Module During Break Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 171
Chapter 14Computer Operating Properly (COP)
14.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 173
14.2 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 173
7/27/2019 MC908JL8CPE
13/212
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
Freescale Semiconductor 13
14.3 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17414.3.1 ICLK . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17414.3.2 COPCTL Write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17414.3.3 Power-On Reset. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17414.3.4 Internal Reset. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17414.3.5 Reset Vector Fetch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 174
14.3.6 COPD (COP Disable). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17414.3.7 COPRS (COP Rate Select) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 175
14.4 COP Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 175
14.5 Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 175
14.6 Monitor Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 175
14.7 Low-Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17514.7.1 Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17614.7.2 Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 176
14.8 COP Module During Break Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 176
Chapter 15
Low Voltage Inhibit (LVI)15.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 177
15.2 Features. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 177
15.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 177
15.4 LVI Control Register (CONFIG2/CONFIG1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 178
15.5 Low-Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17815.5.1 Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17815.5.2 Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 178
Chapter 16Break Module (BREAK)
16.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17916.2 Features. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 179
16.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17916.3.1 Flag Protection During Break Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18016.3.2 CPU During Break Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18016.3.3 TIM During Break Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18016.3.4 COP During Break Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 180
16.4 Break Module Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18116.4.1 Break Status and Control Register (BRKSCR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18116.4.2 Break Address Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18116.4.3 Break Status Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18216.4.4 Break Flag Control Register (BFCR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 183
16.5 Low-Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18316.5.1 Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18316.5.2 Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 183
7/27/2019 MC908JL8CPE
14/212
Table of Contents
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
14 Freescale Semiconductor
Chapter 17Electrical Specifications
17.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 185
17.2 Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 185
17.3 Functional Operating Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 186
17.4 Thermal Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 186
17.5 5V DC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 187
17.6 5V Control Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 188
17.7 5V Oscillator Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 188
17.8 3V DC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 189
17.9 3V Control Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 190
17.10 3V Oscillator Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 191
17.11 Typical Supply Currents. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 192
17.12 Timer Interface Module Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 193
17.13 ADC Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 193
17.14 Memory Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 194
Chapter 18Mechanical Specifications
18.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 195
18.2 20-Pin Plastic Dual In-Line Package (PDIP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 195
18.3 20-Pin Small Outline Integrated Circuit Package (SOIC). . . . . . . . . . . . . . . . . . . . . . . . . . . . . 196
18.4 28-Pin Plastic Dual In-Line Package (PDIP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 196
18.5 28-Pin Small Outline Integrated Circuit Package (SOIC). . . . . . . . . . . . . . . . . . . . . . . . . . . . . 197
18.6 32-Pin Shrink Dual In-Line Package (SDIP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 197
18.7 32-Pin Low-Profile Quad Flat Pack (LQFP). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 198
Chapter 19Ordering Information
19.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 199
19.2 MC Order Numbers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 199
Appendix AMC68HC08JL8
A.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 201
A.2 MCU Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 201
A.3 Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 201
A.4 Reserved Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 202
A.5 Mask Option Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 204
A.6 Monitor ROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 204
A.7 Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 204A.7.1 DC Electrical Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 204
A.8 Memory Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 205
A.9 MC68HC08JL8 Order Numbers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 206
7/27/2019 MC908JL8CPE
15/212
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
Freescale Semiconductor 15
Appendix BMC68HC908KL8
B.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 207
B.2 MCU Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 207
B.3 Pin Assignments . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 207
B.4 Reserved Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 210
B.5 Reserved Vectors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 210
B.6 MC68HC908KL8 Order Numbers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 210
7/27/2019 MC908JL8CPE
16/212
Table of Contents
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
16 Freescale Semiconductor
7/27/2019 MC908JL8CPE
17/212
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
Freescale Semiconductor 17
Chapter 1General Description
1.1 Introduction
The MC68HC908JL8 is a member of the low-cost, high-performance M68HC08 Family of 8-bitmicrocontroller units (MCUs). All MCUs in the family use the enhanced M68HC08 central processor unit(CPU08) and are available with a variety of modules, memory sizes and types, and package types.
1.2 Features
Features of the MC68HC908JL8 include the following:
High-performance M68HC08 architecture
Fully upward-compatible object code with M6805, M146805, and M68HC05 Families
Low-power design; fully static with stop and wait modes
Maximum internal bus frequency: 8-MHz at 5V operating voltage 4-MHz at 3V operating voltage
Oscillator options: Crystal or resonator RC oscillator
8,192 bytes user program FLASH memory with security(1) feature
256 bytes of on-chip RAM
Two 16-bit, 2-channel timer interface modules (TIM1 and TIM2) with selectable input capture,output compare, and PWM capability on each channel; external clock input option on TIM2
13-channel, 8-bit analog-to-digital converter (ADC) Serial communications interface module (SCI)
26 general-purpose input/output (I/O) ports: 8 keyboard interrupt with internal pull-up
Table 1-1. Summary of Devices
Generic Part Description Pin Count
MC68HC908JL8 FLASH part 28 or 32
MC68HC908JK8 FLASH part 20
MC68HC08JL8 ROM part for MC68HC908JL8 28 or 32
MC68HC08JK8 ROM part for MC68HC908JK8 20
MC68HC908KL8 ADC-less MC68HC908JL8 28 or 32
1. No security feature is absolutely secure. However, Motorolas strategy is to make reading or copying the FLASH difficult forunauthorized users.
7/27/2019 MC908JL8CPE
18/212
General Description
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
18 Freescale Semiconductor
11 LED drivers (sink) 2 25mA open-drain I/O with pull-up
Resident routines for in-circuit programming and EEPROM emulation
System protection features: Optional computer operating properly (COP) reset, driven by internal RC oscillator Optional low-voltage detection with reset and selectable trip points for 3V and 5V operation
Illegal opcode detection with reset Illegal address detection with reset
Master reset pin with internal pull-up and power-on reset
IRQ with schmitt-trigger input and programmable pull-up
20-pin dual in-line package (PDIP), 20-pin small outline integrated package (SOIC), 28-pin PDIP,28-pin SOIC, 32-pin shrink dual in-line package (SDIP), and 32-pin low-profile quad flat pack(LQFP)
Specific features of the MC68HC908JL8 in 28-pin packages are: 23 general-purpose I/Os only 7 keyboard interrupt with internal pull-up 10 LED drivers (sink) 12-channel ADC Timer I/O pins on TIM1 only
Specific features of the MC68HC908JL8 in 20-pin packages are: 15 general-purpose I/Os only 1 keyboard interrupt with internal pull-up 4 LED drivers (sink) 10-channel ADC Timer I/O pins on TIM1 only
Features of the CPU08 include the following:
Enhanced HC05 programming model
Extensive loop control functions
16 addressing modes (eight more than the HC05)
16-bit index register and stack pointer
Memory-to-memory data transfers
Fast 8 8 multiply instruction Fast 16/8 divide instruction
Binary-coded decimal (BCD) instructions
Optimization for controller applications
Efficient C language support
1.3 MCU Block Diagram
Figure 1-1 shows the structure of the MC68HC908JL8.
7/27/2019 MC908JL8CPE
19/212
MCU Block Diagram
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
Freescale Semiconductor 19
Figure 1-1. MC68HC908JL8 Block Diagram
SYSTEM INTEGRATIONMODULE
ARITHMETIC/LOGICUNIT (ALU)
CPUREGISTERS
M68HC08 CPU
CONTROL AND STATUS REGISTERS 64 BYTES
EXTERNAL INTERRUPT
MODULE
INTERNAL BUS
* RST
* IRQ
POWER
VSS
2-CHANNEL TIMER INTERFACEMODULE 1
KEYBOARD INTERRUPTMODULE
8-BIT ANALOG-TO-DIGITALCONVERTER MODULE
VDD
ADC REFERENCE
DDRB
PORTB
PTB7/ADC7
PTB6/ADC6
PTB5/ADC5
PTB4/ADC4
PTB3/ADC3
PTB2/ADC2
PTB1/ADC1
PTB0/ADC0
DD
RA
PO
RTA
PTA6/KBI6**
PTA5/KBI5**
PTA4/KBI4**
PTA3/KBI3**
PTA2/KBI2**
PTA1/KBI1**
PTA0/KBI0**
POWER-ON RESETMODULE
* Pin contains integrated pull-up device.
** Pin contains programmable pull-up device.
LED direct sink pin.
OSC1
OSC2/RCCLK
CRYSTAL OSCILLATOR
RC OSCILLATOR
DDRD
PORTD
PTD7/RxD**
PTD6/TxD**
PTD5/T1CH1
PTD4/T1CH0
PTD3/ADC8
PTD2/ADC9
PTD1/ADC10
PTD0/ADC11
BREAKMODULE
COMPUTER OPERATINGPROPERLY MODULE
# Pins available on 32-pin packages only.
Shared pin: OSC2/RCCLK/PTA6/KBI6.
PTA7/KBI7**
LOW-VOLTAGE INHIBITMODULE
SERIAL COMMUNICATIONSINTERFACE MODULE
PTE
DDRE PTE1/T2CH1
PTE0/T2CH0
INTERNAL OSCILLATOR
ADC12/T2CLK
2-CHANNEL TIMER INTERFACEMODULE 2
USER FLASH 8,192 BYTES
USER RAM 256 BYTES
MONITOR ROM 959 BYTES
USER FLASH VECTORS 36 BYTES
#
##
#
##
#
## Pins available on 28-pin and 32-pin packages only.
25mA open-drain if output pin.
7/27/2019 MC908JL8CPE
20/212
General Description
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
20 Freescale Semiconductor
1.4 Pin Assignments
Figure 1-2. 32-Pin LQFP Pin Assignment
Figure 1-3. 32-Pin SDIP Pin Assignment
32
31
30
29
28
27
26
25
1
2
3
4
5
6
7
810
11
12
13
14
15
16
24
20
19
18
17
9
23
22
21
IRQ
PTA0/KBI0
VSS
OSC1
OSC2/RCCLK/PTA6/KBI6
PTA1/KBI1
VDD
PTA2/KBI2
PTA3/KBI3
PTB7/ADC7
PTB6/ADC6
PTB5/ADC5
ADC12/T2CLK
PTA7/KBI7
RST
PTA5/KBI5
PTD4/T1CH0
PTD5/T1CH1
PTD2/ADC9
PTA4/KBI4
PTD3/ADC8
PTB0/ADC0
PTB1/ADC1
PTD1/ADC10
PTB2/ADC2
PTB4/ADC4
PTD0/ADC11
PTB3/ADC3
PTD7/RxD
PTD6/TxD
PTE0/T2CH0
PTE1/T2CH1
1
2
3
4
5
6
7
32
31
30
29
28
27
26
25
24
23
22
12
1314
21
2019
8
9
10
11
ADC12/T2CLK
PTA7/KBI7
RST
PTA5/KBI5
PTD4/T1CH0
PTD5/T1CH1
PTD2/ADC9
PTA4/KBI4
PTD3/ADC8
PTB0/ADC0
PTB1/ADC1
PTD1/ADC10
PTB2/ADC2PTB3/ADC3
IRQ
PTA0/KBI0
VSS
OSC1
OSC2/RCCLK/PTA6/KBI6
PTA1/KBI1
VDD
PTA2/KBI2
PTA3/KBI3
PTB7/ADC7
PTB6/ADC6
PTB5/ADC5
PTD7/RxDPTD6/TxD
15
16
18
17
PTD0/ADC11
PTB4/ADC4
PTE0/T2CH0
PTE1/T2CH1
7/27/2019 MC908JL8CPE
21/212
Pin Functions
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
Freescale Semiconductor 21
Figure 1-4. 28-Pin PDIP/SOIC Pin Assignment
Figure 1-5. 20-Pin PDIP/SOIC Pin Assignment
1.5 Pin Functions
Description of the pin functions are provided in Table 1-2.
1
2
3
4
5
6
7
28
27
26
25
24
23
22
21
20
19
18
12
13
14
17
16
15
8
9
10
11
RST
PTA5/KBI5
PTD4/T1CH0
PTD5/T1CH1
PTD2/ADC9
PTA4/KBI4
PTD3/ADC8
PTB0/ADC0
PTB1/ADC1
PTD1/ADC10
PTB2/ADC2
PTB3/ADC3
PTD0/ADC11
PTB4/ADC4
IRQ
PTA0/KBI0
VSS
OSC1
OSC2/RCCLK/PTA6/KBI6
PTA1/KBI1
VDD
PTA2/KBI2
PTA3/KBI3
PTB7/ADC7
PTB6/ADC6
PTB5/ADC5
PTD7/RxD
PTD6/TxD
Pins not available on 28-pin packages
PTE0/T2CH0
PTE1/T2CH1
ADC12/T2CLK
PTA7/KBI7
Internal pads are unconnected.Set these unused port I/Os to output low.
1
2
3
4
5
6
7
20
19
18
17
16
15
14
13
12
11
8
9
10
RST
PTD4/T1CH0
PTD5/T1CH1
PTD2/ADC9
PTD3/ADC8
PTB0/ADC0
PTB1/ADC1
PTB2/ADC2
PTB3/ADC3
PTB4/ADC4
IRQ
VSS
OSC1
OSC2/RCCLK/PTA6/KBI6
VDD
PTB7/ADC7
PTB6/ADC6
PTB5/ADC5
PTD7/RxD
PTD6/TxD
Pins not available on 20-pin packages
PTA0/KBI0 PTD0/ADC11
PTA1/KBI1 PTD1/ADC10
PTA2/KBI2
PTA3/KBI3 PTE0/T2CH0
PTA4/KBI4 PTE1/T2CH1
PTA5/KBI5
ADC12/T2CLK
PTA7/KBI7
Internal pads are unconnected.Set these unused port I/Os to output low.
The 20-pin MC68HC908JL8 is designated MC68HC908JK8.
7/27/2019 MC908JL8CPE
22/212
General Description
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
22 Freescale Semiconductor
Table 1-2. Pin Functions
PIN NAME PIN DESCRIPTION IN/OUTVOLTAGE
LEVEL
VDD Power supply. In 5V or 3V
VSS Power supply ground. Out 0V
RSTReset input, active low;with internal pull-up and schmitt trigger input.
In/Out VDD
IRQ
External IRQ pin; with programmable internal pull-up and schmitttrigger input.
In VDD
Used for monitor mode entry. In VDD to VTST
OSC1 Crystal or RC oscillator input. In VDD
OSC2/RCCLK
OSC2: crystal oscillator output; inverted OSC1 signal. Out VDD
RCCLK: RC oscillator clock output. Out VDD
Pin as PTA6/KBI6 (see PTA0PTA7). In/Out VDD
ADC12/T2CLKADC12: channel-12 input of ADC. In VSS to VDD
T2CLK: external input clock for TIM2. In VDD
PTA0PTA7
8-bit general purpose I/O port. In/Out VDD
Each pin has programmable internal pull-up when configured asinput.
In VDD
Pins as keyboard interrupts, KBI0KBI7. In VDD
PTA0PTA5 and PTA7 have LED direct sink capability. Out VSS
PTA6 as OSC2/RCCLK. Out VDD
PTB0PTB78-bit general purpose I/O port. In/Out VDD
Pins as ADC input channels, ADC0ADC7. In VSS to VDD
PTD0PTD7
8-bit general purpose I/O port;with programmable internal pull-ups on PTD6PTD7.
In/Out VDD
PTD0PTD3 as ADC input channels, ADC11ADC8. Input VSS to VDD
PTD2PTD3 and PTD6PTD7 have LED direct sink capability Out VSS
PTD4 as T1CH0 of TIM1. In/Out VDD
PTD5 as T1CH1 of TIM1. In/Out VDD
PTD6PTD7 have configurable 25mA open-drain output. Out VSS
PTD6 as TxD of SCI. Out VDD
PTD7 as RxD of SCI. In VDD
7/27/2019 MC908JL8CPE
23/212
Pin Functions
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
Freescale Semiconductor 23
NOTEDevices in 28-pin packages, the following pins are not available:PTA7/KBI7, PTE0/T2CH0, PTE1/T2CH1, and ADC12/T2CLK.
Devices in 20-pin packages, the following pins are not available:PTA0/KBI0PTA5/KBI5, PTD0/ADC11, PTD1/ADC10,
PTA7/KBI7, PTE0/T2CH0, PTE1/T2CH1, and ADC12/T2CLK.
PTE0PTE1
2-bit general purpose I/O port. In/Out VDD
PTE0 as T2CH0 of TIM2. In/Out VDD
PTE1 as T2CH1 of TIM2. In/Out VDD
Table 1-2. Pin Functions (Continued)
PIN NAME PIN DESCRIPTION IN/OUTVOLTAGE
LEVEL
7/27/2019 MC908JL8CPE
24/212
General Description
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
24 Freescale Semiconductor
7/27/2019 MC908JL8CPE
25/212
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
Freescale Semiconductor 25
Chapter 2Memory
2.1 Introduction
The CPU08 can address 64-kbytes of memory space. The memory map, shown in Figure 2-1, includes:
8,192 bytes of user FLASH memory
36 bytes of user-defined vectors
959 bytes of monitor ROM
2.2 I/O Section
Addresses $0000$003F, shown in Figure 2-2, contain most of the control, status, and data registers.
Additional I/O registers have the following addresses: $FE00; Break Status Register, BSR
$FE01; Reset Status Register, RSR
$FE02; Reserved
$FE03; Break Flag Control Register, BFCR
$FE04; Interrupt Status Register 1, INT1
$FE05; Interrupt Status Register 2, INT2
$FE06; Interrupt Status Register 3, INT3
$FE07; Reserved
$FE08; FLASH Control Register, FLCR
$FE09; Reserved
$FE0A; Reserved
$FE0B; Reserved
$FE0C; Break Address Register High, BRKH
$FE0D; Break Address Register Low, BRKL
$FE0E; Break Status and Control Register, BRKSCR
$FE0F; Reserved
$FFCF; FLASH Block Protect Register, FLBPR (FLASH register)
$FFD0; Mask Option Register, MOR (FLASH register)
$FFFF; COP Control Register, COPCTL
2.3 Monitor ROMThe 959 bytes at addresses $FC00$FDFF and $FE10$FFCE are reserved ROM addresses thatcontain the instructions for the monitor functions. (See Chapter 7 Monitor ROM (MON).)
7/27/2019 MC908JL8CPE
26/212
Memory
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
26 Freescale Semiconductor
$0000
$003F
I/O REGISTERS
64 BYTES
$0040
$005F
RESERVED
32 BYTES
$0060
$015F
RAM256 BYTES
$0160
$DBFF
UNIMPLEMENTED
55,968 BYTES
$DC00
$FBFF
FLASH MEMORY8,192 BYTES
$FC00
$FDFF
MONITOR ROM
512 BYTES
$FE00 BREAK STATUS REGISTER (BSR)
$FE01 RESET STATUS REGISTER (RSR)$FE02 RESERVED
$FE03 BREAK FLAG CONTROL REGISTER (BFCR)
$FE04 INTERRUPT STATUS REGISTER 1 (INT1)
$FE05 INTERRUPT STATUS REGISTER 2 (INT2)
$FE06 INTERRUPT STATUS REGISTER 3 (INT3)
$FE07 RESERVED
$FE08 FLASH CONTROL REGISTER (FLCR)
$FE09
$FF0B
RESERVED
$FE0C BREAK ADDRESS HIGH REGISTER (BRKH)
$FE0D BREAK ADDRESS LOW REGISTER (BRKL)
$FE0E BREAK STATUS AND CONTROL REGISTER (BRKSCR)
$FE0F RESERVED
$FE10
$FFCE
MONITOR ROM447 BYTES
$FFCF FLASH BLOCK PROTECT REGISTER (FLBPR)
$FFD0 MASK OPTION REGISTER (MOR)
$FFD1
$FFDB
RESERVED
11 BYTES
$FFDC
$FFFF
USER FLASH VECTORS
36 BYTES
Figure 2-1. Memory Map
7/27/2019 MC908JL8CPE
27/212
Monitor ROM
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
Freescale Semiconductor 27
Addr. Register Name Bit 7 6 5 4 3 2 1 Bit 0
$0000 Port A Data Register (PTA)
Read:PTA7 PTA6 PTA5 PTA4 PTA3 PTA2 PTA1 PTA0
Write:
Reset: Unaffected by reset
$0001 Port B Data Register (PTB)
Read:PTB7 PTB6 PTB5 PTB4 PTB3 PTB2 PTB1 PTB0
Write:
Reset: Unaffected by reset
$0002 Unimplemented
Read:
Write:
$0003 Port D Data Register (PTD)
Read:PTD7 PTD6 PTD5 PTD4 PTD3 PTD2 PTD1 PTD0
Write:
Reset: Unaffected by reset
$0004Data Direction Register A
(DDRA)
Read:DDRA7 DDRA6 DDRA5 DDRA4 DDRA3 DDRA2 DDRA1 DDRA0
Write:
Reset: 0 0 0 0 0 0 0 0
$0005Data Direction Register B
(DDRB)
Read:DDRB7 DDRB6 DDRB5 DDRB4 DDRB3 DDRB2 DDRB1 DDRB0
Write:
Reset: 0 0 0 0 0 0 0 0
$0006 UnimplementedRead:Write:
$0007Data Direction Register D
(DDRD)
Read:DDRD7 DDRD6 DDRD5 DDRD4 DDRD3 DDRD2 DDRD1 DDRD0
Write:
Reset: 0 0 0 0 0 0 0 0
$0008Port E Data Register
(PTE)
Read:PTE1 PTE0
Write:
Reset: Unaffected by reset
$0009 Unimplemented
Read:
Write:
$000A Port D Control Register(PDCR)
Read: 0 0 0 0
SLOWD7 SLOWD6 PTDPU7 PTDPU6Write:Reset: 0 0 0 0 0 0 0 0
$000B Unimplemented
Read:
Write:
$000CData Direction Register E
(DDRE)
Read:DDRE1 DDRE0
Write:
Reset: 0 0 0 0 0 0 0 0
$000D
Port A Input Pull-upEnable Register
(PTAPUE)
Read:PTA6EN PTAPUE6 PTAPUE5 PTAPUE4 PTAPUE3 PTAPUE2 PTAPUE1 PTAPUE0
Write:
Reset: 0 0 0 0 0 0 0 0
$000E
PTA7 Input Pull-up
Enable Register(PTA7PUE)
Read:PTAPUE7
Write:Reset: 0 0 0 0 0 0 0 0
$000F
$0012Unimplemented
Read:
Write:
U = Unaffected X = Indeterminate = Unimplemented R = Reserved
Figure 2-2. Control, Status, and Data Registers (Sheet 1 of 5)
7/27/2019 MC908JL8CPE
28/212
Memory
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
28 Freescale Semiconductor
$0013SCI Control Register 1
(SCC1)
Read:LOOPS ENSCI TXINV M WAKE ILTY PEN PTY
Write:
Reset: 0 0 0 0 0 0 0 0
$0014SCI Control Register 2
(SCC2)
Read:SCTIE TCIE SCRIE ILIE TE RE RWU SBK
Write:
Reset: 0 0 0 0 0 0 0 0
$0015SCI Control Register 3
(SCC3)
Read: R8T8 DMARE DMATE ORIE NEIE FEIE PEIE
Write:
Reset: U U 0 0 0 0 0 0
$0016 SCI Status Register 1 (SCS1)
Read: SCTE TC SCRF IDLE OR NF FE PE
Write:
Reset: 1 1 0 0 0 0 0 0
$0017 SCI Status Register 2 (SCS2)
Read: BKF RPF
Write:
Reset: 0 0 0 0 0 0 0 0
$0018SCI Data Register
(SCDR)
Read: R7 R6 R5 R4 R3 R2 R1 R0
Write: T7 T6 T5 T4 T3 T2 T1 T0
Reset: Unaffected by reset
$0019 SCI Baud Rate Register(SCBR)
Read:SCP1 SCP0 R SCR2 SCR1 SCR0Write:
Reset: 0 0 0 0 0 0 0 0
$001A
Keyboard Status andControl Register
(KBSCR)
Read: 0 0 0 0 KEYF 0IMASKK MODEK
Write: ACKK
Reset: 0 0 0 0 0 0 0 0
$001B
Keyboard InterruptEnable Register
(KBIER)
Read:KBIE7 KBIE6 KBIE5 KBIE4 KBIE3 KBIE2 KBIE1 KBIE0
Write:
Reset: 0 0 0 0 0 0 0 0
$001CUnimplemented
Read:
Write:
$001DIRQ Status and Control
Register(INTSCR)
Read: 0 0 0 0 IRQF 0
IMASK MODEWrite: ACK
Reset: 0 0 0 0 0 0 0 0
$001EConfiguration Register 2
(CONFIG2)
Read:IRQPUD R R LVIT1 LVIT0 R R
STOP_ICLKDISWrite:
Reset: 0 0 0 0* 0* 0 0 0
$001FConfiguration Register 1
(CONFIG1)
Read:COPRS R R LVID R SSREC STOP COPD
Write:
Reset: 0 0 0 0 0 0 0 0
One-time writable register after each reset. * LVIT1 and LVIT0 reset to logic 0 by a power-on reset (POR) only.
$0020
TIM1 Status and ControlRegister(T1SC)
Read: TOFTOIE TSTOP
0 0PS2 PS1 PS0
Write: 0 TRST
Reset: 0 0 1 0 0 0 0 0
$0021TIM1 Counter Register
High(T1CNTH)
Read: Bit15 Bit14 Bit13 Bit12 Bit11 Bit10 Bit9 Bit8Write:
Reset: 0 0 0 0 0 0 0 0
Addr. Register Name Bit 7 6 5 4 3 2 1 Bit 0
U = Unaffected X = Indeterminate = Unimplemented R = Reserved
Figure 2-2. Control, Status, and Data Registers (Sheet 2 of 5)
7/27/2019 MC908JL8CPE
29/212
7/27/2019 MC908JL8CPE
30/212
Memory
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
30 Freescale Semiconductor
$0035
TIM2 Channel 0 Statusand Control Register
(T2SC0)
Read: CH0FCH0IE MS0B MS0A ELS0B ELS0A TOV0 CH0MAX
Write: 0
Reset: 0 0 0 0 0 0 0 0
$0036
TIM2 Channel 0Register High
(T2CH0H)
Read:Bit15 Bit14 Bit13 Bit12 Bit11 Bit10 Bit9 Bit8
Write:
Reset: Indeterminate after reset
$0037
TIM2 Channel 0Register Low
(T2CH0L)
Read:Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0
Write:
Reset: Indeterminate after reset
$0038
TIM2 Channel 1 Statusand Control Register
(T2SC1)
Read: CH1FCH1IE
0MS1A ELS1B ELS1A TOV1 CH1MAX
Write: 0
Reset: 0 0 0 0 0 0 0 0
$0039
TIM2 Channel 1Register High
(T2CH1H)
Read:Bit15 Bit14 Bit13 Bit12 Bit11 Bit10 Bit9 Bit8
Write:
Reset: Indeterminate after reset
$003A
TIM2 Channel 1Register Low
(T2CH1L)
Read:Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0
Write:
Reset: Indeterminate after reset
$003BUnimplemented
Read:
Write:
$003CADC Status and Control
Register(ADSCR)
Read: COCOAIEN ADCO ADCH4 ADCH3 ADCH2 ADCH1 ADCH0
Write:
Reset: 0 0 0 1 1 1 1 1
$003DADC Data Register
(ADR)
Read: AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0
Write:
Reset: Indeterminate after reset
$003EADC Input Clock Register
(ADICLK)
Read:ADIV2 ADIV1 ADIV0
0 0 0 0 0
Write:
Reset: 0 0 0 0 0 0 0 0
$003FUnimplemented
Read:
Write:
$FE00 Break Status Register (BSR)
Read:R R R R R R
SBSWR
Write: See note
Reset: 0
Note: Writing a logic 0 clears SBSW.
$FE01 Reset Status Register (RSR)
Read: POR PIN COP ILOP ILAD MODRST LVI 0
Write:
POR: 1 0 0 0 0 0 0 0
$FE02 Reserved
Read:R R R R R R R R
Write:
$FE03Break Flag Control
Register(BFCR)
Read:BCFE R R R R R R R
Write:
Reset: 0
Addr. Register Name Bit 7 6 5 4 3 2 1 Bit 0
U = Unaffected X = Indeterminate = Unimplemented R = Reserved
Figure 2-2. Control, Status, and Data Registers (Sheet 4 of 5)
7/27/2019 MC908JL8CPE
31/212
Monitor ROM
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
Freescale Semiconductor 31
$FE04Interrupt Status Register 1
(INT1)
Read: IF6 IF5 IF4 IF3 0 IF1 0 0
Write: R R R R R R R R
Reset: 0 0 0 0 0 0 0 0
$FE05Interrupt Status Register 2
(INT2)
Read: IF14 IF13 IF12 IF11 0 0 IF8 IF7
Write: R R R R R R R R
Reset: 0 0 0 0 0 0 0 0
$FE06Interrupt Status Register 3
(INT3)
Read: 0 0 0 0 0 0 0 IF15
Write: R R R R R R R R
Reset: 0 0 0 0 0 0 0 0
$FE07 Reserved
Read:R R R R R R R R
Write:
$FE08FLASH Control Register
(FLCR)
Read: 0 0 0 0HVEN MASS ERASE PGM
Write:
Reset: 0 0 0 0 0 0 0 0
$FE09
$FE0BReserved
Read:R R R R R R R R
Write:
$FE0C Break Address HighRegister(BRKH)
Read:Bit15 Bit14 Bit13 Bit12 Bit11 Bit10 Bit9 Bit8Write:
Reset: 0 0 0 0 0 0 0 0
$FE0DBreak Address low
Register(BRKL)
Read:Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0
Write:
Reset: 0 0 0 0 0 0 0 0
$FE0EBreak Status and Control
Register(BRKSCR)
Read:BRKE BRKA
0 0 0 0 0 0
Write:
Reset: 0 0 0 0 0 0 0 0
$FFCFFLASH Block Protect
Register(FLBPR)#
Read:BPR7 BPR6 BPR5 BPR4 BPR3 BPR2 BPR1 BPR0
Write:
Reset: Unaffected by reset; $FF when blank
$FFD0Mask Option Register
(MOR)#Read: OSCSEL R R R R R R RWrite:
Reset: Unaffected by reset; $FF when blank
# Non-volatile FLASH registers; write by programming.
$FFFFCOP Control Register
(COPCTL)
Read: Low byte of reset vector
Write: Writing clears COP counter (any value)
Reset: Unaffected by reset
Addr. Register Name Bit 7 6 5 4 3 2 1 Bit 0
U = Unaffected X = Indeterminate = Unimplemented R = Reserved
Figure 2-2. Control, Status, and Data Registers (Sheet 5 of 5)
7/27/2019 MC908JL8CPE
32/212
Memory
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
32 Freescale Semiconductor
.
Table 2-1. Vector Addresses
Vector Priority INT Flag Address Vector
Lowest
Highest
$FFD0
$FFDD
Not Used
IF15$FFDE ADC Conversion Complete Vector (High)
$FFDF ADC Conversion Complete Vector (Low)
IF14$FFE0 Keyboard Interrupt Vector (High)
$FFE1 Keyboard Interrupt Vector (Low)
IF13$FFE2 SCI Transmit Vector (High)
$FFE3 SCI Transmit Vector (Low)
IF12$FFE4 SCI Receive Vector (High)
$FFE5 SCI Receive Vector (Low)
IF11$FFE6 SCI Error Vector (High)
$FFE7 SCI Error Vector (Low)
IF10
IF9 Not Used
IF8$FFEC TIM2 Overflow Vector (High)
$FFED TIM2 Overflow Vector (Low)
IF7$FFEE TIM2 Channel 1 Vector (High)
$FFEF TIM2 Channel 1 Vector (Low)
IF6$FFF0 TIM2 Channel 0 Vector (High)
$FFF1 TIM2 Channel 0 Vector (Low)
IF5$FFF2 TIM1 Overflow Vector (High)
$FFF3 TIM1 Overflow Vector (Low)
IF4$FFF4 TIM1 Channel 1 Vector (High)
$FFF5 TIM1 Channel 1 Vector (Low)
IF3$FFF6 TIM1 Channel 0 Vector (High)
$FFF7 TIM1 Channel 0 Vector (Low)
IF2 Not Used
IF1$FFFA IRQ Vector (High)
$FFFB IRQ Vector (Low)
$FFFC SWI Vector (High)
$FFFD SWI Vector (Low)
$FFFE Reset Vector (High)
$FFFF Reset Vector (Low)
7/27/2019 MC908JL8CPE
33/212
Random-Access Memory (RAM)
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
Freescale Semiconductor 33
2.4 Random-Access Memory (RAM)
Addresses $0060 through $015F are RAM locations. The location of the stack RAM is programmable.The 16-bit stack pointer allows the stack to be anywhere in the 64-Kbyte memory space.
NOTEFor correct operation, the stack pointer must point only to RAM locations.
Within page zero are 160 bytes of RAM. Because the location of the stack RAM is programmable, all pagezero RAM locations can be used for I/O control and user data or code. When the stack pointer is movedfrom its reset location at $00FF, direct addressing mode instructions can access efficiently all page zeroRAM locations. Page zero RAM, therefore, provides ideal locations for frequently accessed globalvariables.
Before processing an interrupt, the CPU uses five bytes of the stack to save the contents of the CPUregisters.
NOTEFor M6805 compatibility, the H register is not stacked.
During a subroutine call, the CPU uses two bytes of the stack to store the return address. The stack
pointer decrements during pushes and increments during pulls.NOTE
Be careful when using nested subroutines. The CPU may overwrite data inthe RAM during a subroutine or during the interrupt stacking operation.
2.5 FLASH Memory
This sub-section describes the operation of the embedded FLASH memory. The FLASH memory can beread, programmed, and erased from a single external supply. The program and erase operations areenabled through the use of an internal charge pump.
2.6 Functional DescriptionThe FLASH memory consists of an array of 8,192 bytes for user memory plus a block of 36 bytes for userinterrupt vectors. An erased bit reads as logic 1 and a programmed bit reads as a logic 0. The FLASHmemory page size is defined as 64 bytes, and is the minimum size that can be erased in a page eraseoperation. Program and erase operations are facilitated through control bits in FLASH control register(FLCR).
The address ranges for the FLASH memory are:
$DC00$FBFF; user memory; 12,288 bytes
$FFDC$FFFF; user interrupt vectors; 36 bytes
Programming tools are available from Freescale. Contact your local Freescale representative for more
information.
NOTEA security feature prevents viewing of the FLASH contents.(1)
1. No security feature is absolutely secure. However, Motorolas strategy is to make reading or copying the FLASH difficult forunauthorized users.
7/27/2019 MC908JL8CPE
34/212
Memory
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
34 Freescale Semiconductor
2.7 FLASH Control Register
The FLASH control register (FCLR) controls FLASH program and erase operations.
HVEN High Voltage Enable BitThis read/write bit enables the charge pump to drive high voltages for program and erase operationsin the array. HVEN can only be set if either PGM = 1 or ERASE = 1 and the proper sequence forprogram or erase is followed.
1 = High voltage enabled to array and charge pump on0 = High voltage disabled to array and charge pump off
MASS Mass Erase Control BitThis read/write bit configures the memory for mass erase operation or page erase operation when theERASE bit is set.
1 = Mass erase operation selected0 = Page erase operation selected
ERASE Erase Control BitThis read/write bit configures the memory for erase operation. ERASE is interlocked with the PGM bitsuch that both bits cannot be equal to 1 or set to 1 at the same time.
1 = Erase operation selected0 = Erase operation not selected
PGM Program Control Bit
This read/write bit configures the memory for program operation. PGM is interlocked with the ERASEbit such that both bits cannot be equal to 1 or set to 1 at the same time.
1 = Program operation selected0 = Program operation not selected
2.8 FLASH Page Erase Operation
Use the following procedure to erase a page of FLASH memory. A page consists of 64 consecutive bytesstarting from addresses $XX00, $XX40, $XX80 or $XXC0. The 36-byte user interrupt vectors area alsoforms a page. Any page within the 8,192 bytes user memory area ($DC00$FBFF) can be erased alone.The 36-byte user interrupt vectors cannot be erased by the page erase operation because of securityreasons. Mass erase is required to erase this page.
1. Set the ERASE bit and clear the MASS bit in the FLASH control register.
2. Read the FLASH block protect register.
3. Write any data to any FLASH address within the page address range desired.
4. Wait for a time, tnvs (10s).5. Set the HVEN bit.
6. Wait for a time terase (4ms).
Address: $FE08
Bit 7 6 5 4 3 2 1 Bit 0
Read: 0 0 0 0
HVEN MASS ERASE PGMWrite:
Reset: 0 0 0 0 0 0 0 0
Figure 2-3. FLASH Control Register (FLCR)
7/27/2019 MC908JL8CPE
35/212
FLASH Mass Erase Operation
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
Freescale Semiconductor 35
7. Clear the ERASE bit.
8. Wait for a time, tnvh (5s).9. Clear the HVEN bit.
10. After time, trcv (1s), the memory can be accessed in read mode again.
NOTEProgramming and erasing of FLASH locations cannot be performed bycode being executed from the FLASH memory. While these operationsmust be performed in the order as shown, but other unrelated operationsmay occur between the steps.
2.9 FLASH Mass Erase Operation
Use the following procedure to erase the entire FLASH memory:
1. Set both the ERASE bit and the MASS bit in the FLASH control register.
2. Read the FLASH block protect register.
3. Write any data to any FLASH location within the FLASH memory address range.
4. Wait for a time, tnvs
(10s).5. Set the HVEN bit.
6. Wait for a time tmerase (4ms).
7. Clear the ERASE bit.
8. Wait for a time, tnvh1 (100s).9. Clear the HVEN bit.
10. After time, trcv (1s), the memory can be accessed in read mode again.
NOTEProgramming and erasing of FLASH locations cannot be performed bycode being executed from the FLASH memory. While these operationsmust be performed in the order as shown, but other unrelated operations
may occur between the steps.
2.10 FLASH Program Operation
Programming of the FLASH memory is done on a row basis. A row consists of 32 consecutive bytesstarting from addresses $XX00, $XX20, $XX40, $XX60, $XX80, $XXA0, $XXC0 or $XXE0. Use thisstep-by-step procedure to program a row of FLASH memory:(Figure 2-4 shows a flowchart of the programming algorithm.)
1. Set the PGM bit. This configures the memory for program operation and enables the latching ofaddress and data for programming.
2. Read the FLASH block protect register.
3. Write any data to any FLASH location within the address range of the row to be programmed.4. Wait for a time, tnvs (10s).
5. Set the HVEN bit.
6. Wait for a time, tpgs (5s).
7. Write data to the FLASH address to be programmed.
7/27/2019 MC908JL8CPE
36/212
Memory
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
36 Freescale Semiconductor
8. Wait for time, tprog (30s).
9. Repeat steps 7 and 8 until all bytes within the row are programmed.
10. Clear the PGM bit.
11. Wait for time, tnvh (5s).
12. Clear the HVEN bit.
13. After time, trcv (1s), the memory can be accessed in read mode again.
This program sequence is repeated throughout the memory until all data is programmed.
NOTEThe time between each FLASH address change (step 7 to step 7), or the
time between the last FLASH addressed programmed to clearing the PGM
bit (step 7 to step 10), must not exceed the maximum programming time,
tprogmax.
NOTEProgramming and erasing of FLASH locations cannot be performed by
code being executed from the FLASH memory. While these operations
must be performed in the order shown, other unrelated operations mayoccur between the steps.
7/27/2019 MC908JL8CPE
37/212
FLASH Program Operation
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
Freescale Semiconductor 37
Figure 2-4. FLASH Programming Flowchart
Set HVEN bit
Read the FLASH block protect register
Write any data to any FLASH location
within the address range of the row to
Wait for a time, tnvs
Set PGM bit
Wait for a time, tpgs
Write data to the FLASH address
to be programmed
Wait for a time, tprog
Clear PGM bit
Wait for a time, tnvh
Clear HVEN bit
Wait for a time, trcv
Completedprogramming
this row?
Y
N
End of programming
The time between each FLASH address change (step 7 to step 7), or
must not exceed the maximum programmingtime, tprog max.
the time between the last FLASH address programmed
to clearing PGM bit (step 7 to step 10)
NOTE:
1
2
3
4
5
6
7
8
10
11
12
13
Algorithm for programminga row (32 bytes) of FLASH memory
This row program algorithm assumes the row/sto be programmed are initially erased.
be programmed
7/27/2019 MC908JL8CPE
38/212
Memory
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
38 Freescale Semiconductor
2.11 FLASH Block Protection
Due to the ability of the on-board charge pump to erase and program the FLASH memory in the targetapplication, provision is made to protect blocks of memory from unintentional erase or program operationsdue to system malfunction. This protection is done by use of a FLASH block protect register (FLBPR).The FLBPR determines the range of the FLASH memory which is to be protected. The range of theprotected area starts from a location defined by FLBPR and ends to the bottom of the FLASH memory($FFFF). When the memory is protected, the HVEN bit cannot be set in either erase or programoperations.
NOTE
In performing a program or erase operation, the FLASH block protect register must be read after settingthe PGM or ERASE bit and before asserting the HVEN bit
When the FLBPR is program with all 0s, the entire memory is protected from being programmed anderased. When all the bits are erased(all 1s), the entire memory is accessible for program and erase.
When bits within the FLBPR are programmed, they lock a block of memory, address ranges as shown in2.12 FLASH Block Protect Register. Once the FLBPR is programmed with a value other than $FF, anyerase or program of the FLBPR or the protected block of FLASH memory is prohibited. The FLBPR itselfcan be erased or programmed only with an external voltage, VTST, present on the IRQ pin. This voltagealso allows entry from reset into the monitor mode.
2.12 FLASH Block Protect Register
The FLASH block protect register (FLBPR) is implemented as a byte within the FLASH memory, andtherefore can only be written during a programming sequence of the FLASH memory. The value in thisregister determines the starting location of the protected range within the FLASH memory.
BPR[7:0] FLASH Block Protect BitsBPR[7:0] represent bits [13:6] of a 16-bit memory address. Bits [15:14] are logic 1s and bits [5:0] arelogic 0s.
Address: $FFCF
Bit 7 6 5 4 3 2 1 Bit 0Read:
BPR7 BPR6 BPR5 BPR4 BPR3 BPR2 BPR1 BPR0Write:
Reset: Unaffected by reset; $FF when blank
Non-volatile FLASH register; write by programming.
Figure 2-5. FLASH Block Protect Register (FLBPR)
16-bit memory address
Start address of FLASH block protect 1 1 0 0 0 0 0 0
BPR[7:0]
7/27/2019 MC908JL8CPE
39/212
FLASH Block Protect Register
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
Freescale Semiconductor 39
The resultant 16-bit address is used for specifying the start address of the FLASH memory for blockprotection. The FLASH is protected from this start address to the end of FLASH memory, at $FFFF.With this mechanism, the protect start address can be XX00, XX40, XX80, or XXC0 (at pageboundaries 64 bytes) within the FLASH memory.
Examples of protect start address:
BPR[7:0] Start of Address of Protect Range (1)
1. The end address of the protected range is always $FFFF.
$00$70 The entire FLASH memory is protected.
$71(0111 0001)
$DC40 (1101 1100 0100 0000)
$72(0111 0010)
$DC80 (1101 1100 1000 0000)
$73(0111 0011)
$DCC0 (1101 1100 1100 0000)
and so on...
$FD(1111 1101)
$FF40 (1111 1111 0100 0000)
$FE(1111 1110)
$FF80 (1111 1111 1000 0000)
$FF The entire FLASH memory is not protected.
7/27/2019 MC908JL8CPE
40/212
Memory
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
40 Freescale Semiconductor
7/27/2019 MC908JL8CPE
41/212
MC68HC908JL8/JK8 MC68HC08JL8/JK8 MC68HC908KL8 Data Sheet, Rev. 3.1
Freescale Semiconductor 41
Chapter 3Configuration and Mask Option Registers (CONFIG & MOR)
3.1 Introduction
This section describes the configuration registers, CONFIG1 and CONFIG2; and the mask option register(MOR).
The configuration registers enable or