Embed Size (px)
DESCRIPTION
Parallel, Full, Constant Exp,Synthesis
Citation preview
CASE Statements
1) Constant (1’b1) in Case Expression [4:2 PRIORITY ENCODER]
2) IF-ELSE [4:2 PRIORITY ENCODER]
3) CASEX [4:2 PRIORITY ENCODER]
4) CASEZ [4:2 PRIORITY ENCODER]
5) CASEX [2:4 PRIORITY ENCODER] Order of Case items does not Matter
6) CASEX [4:2 PRIORITY ENCODER] Order of Case items does not matter
7) CASEZ [Over lapping case items] Order of case items Matter!
8) PARALLEL CASE [case items order does not matter]
9) PARALLEL CASE [Order does not matter]
![Nonblocking Assignments in Verilog Synthesis, …ece447/s15/lib/exe/fetch.php?...2.0 Verilog race conditions The IEEE Verilog Standard [2] defines: which statements have a guaranteed](https://img.pdfslide.net/doc/110x75/5f0ca1ee7e708231d4365ede/nonblocking-assignments-in-verilog-synthesis-ece447s15libexefetchphp-20.jpg)
