13
EE 466: VLSI Design Instructor: Amlan Ganguly TA: Souradip Sarkar Meeting: MWF, 12.10pm, Sloan- 38

EE 466: VLSI Design Instructor: Amlan Ganguly TA: Souradip Sarkar Meeting: MWF, 12.10pm, Sloan-38

  • View
    216

  • Download
    0

Embed Size (px)

Citation preview

Page 1: EE 466: VLSI Design Instructor: Amlan Ganguly TA: Souradip Sarkar Meeting: MWF, 12.10pm, Sloan-38

EE 466: VLSI Design

Instructor: Amlan Ganguly

TA: Souradip Sarkar

Meeting: MWF, 12.10pm, Sloan-38

Page 2: EE 466: VLSI Design Instructor: Amlan Ganguly TA: Souradip Sarkar Meeting: MWF, 12.10pm, Sloan-38

Where to find us?

• Instructor’s office: Sloan 338• Email: [email protected]• Office hours: MF, 2:00 – 3:00 pm• By appointment

• TA’s office: Sloan 354• Email: [email protected]• Phone: 509-335-6249• Office hours: Tu,Thus, 3:00-4:00pm

Page 3: EE 466: VLSI Design Instructor: Amlan Ganguly TA: Souradip Sarkar Meeting: MWF, 12.10pm, Sloan-38

Course outline

• Introduction to CMOS circuits

• MOS transistor theory

• Circuit Characterization– Performance evaluation & optimization

• CMOS circuit logic and design

• Subsystem design

• Datapath design and analysis

Page 4: EE 466: VLSI Design Instructor: Amlan Ganguly TA: Souradip Sarkar Meeting: MWF, 12.10pm, Sloan-38

Grading structure

• Homework: 10%

• Midterm: 25%

• Lab Assignments: 20%

• Term project: 20%

• Final: 25%

Page 5: EE 466: VLSI Design Instructor: Amlan Ganguly TA: Souradip Sarkar Meeting: MWF, 12.10pm, Sloan-38

Solid State Devices

• Silicon– Doping

• n-type, p-type silicon– Carriers

• electrons and holes

• P-N junctions– 2 terminal devices

• Transistors– Bipolar Junction Transistors (BJT)– Metal Oxide Semiconductor (MOS)

• 4 terminal devices• Main emphasis of this class

Page 6: EE 466: VLSI Design Instructor: Amlan Ganguly TA: Souradip Sarkar Meeting: MWF, 12.10pm, Sloan-38

Integrated circuits

• nMOS and pMOS devices

• Modeled as on-off switches– But a lot goes on inside!

• Complementary MOS (CMOS) circuit design methodology– Most common and widely used technique– But several other interesting techniques exist

Page 7: EE 466: VLSI Design Instructor: Amlan Ganguly TA: Souradip Sarkar Meeting: MWF, 12.10pm, Sloan-38

Moore’s Law

Courtesy: Intel, http://www.intel.com/technology/mooreslaw/

Page 8: EE 466: VLSI Design Instructor: Amlan Ganguly TA: Souradip Sarkar Meeting: MWF, 12.10pm, Sloan-38

Moore’s Law continued..• Number of

components in an integrated circuit double every 2 years

• Signifies increase in computing capacity, memory and speed exponentially

Page 9: EE 466: VLSI Design Instructor: Amlan Ganguly TA: Souradip Sarkar Meeting: MWF, 12.10pm, Sloan-38

MOS structure

• n-channel

• p-channel

Page 10: EE 466: VLSI Design Instructor: Amlan Ganguly TA: Souradip Sarkar Meeting: MWF, 12.10pm, Sloan-38

Technology nodes

• Scaling– 0.25um,0.18um,90nm,65nm,45nm,32nm…

• Pitch– Gate length– Device sizes– Frequencies

Page 11: EE 466: VLSI Design Instructor: Amlan Ganguly TA: Souradip Sarkar Meeting: MWF, 12.10pm, Sloan-38

Current Computing Capabilities

• Intel’s 80-core processor: ~Terra flops

• Over a billion transistors per chip

• 4-5 GHz chip clock

Page 12: EE 466: VLSI Design Instructor: Amlan Ganguly TA: Souradip Sarkar Meeting: MWF, 12.10pm, Sloan-38

Issues and challenges of VLSI today

• High Power dissipation

• Faster operation

• Methodologies to address these issues

Page 13: EE 466: VLSI Design Instructor: Amlan Ganguly TA: Souradip Sarkar Meeting: MWF, 12.10pm, Sloan-38

Looking ahead

• CMOS technology– Stable and well understood process

• Future technologies– Nanodevices– Molecular devices– Single electron devices– Quantum dots– Many more…

• The future is basically yours to invent!