41
THE 1149.6 TEST RECIVER Presentation In The Framework Of JTAG Course Lior Vaknin - June 2005

THE 1149.6 TEST RECIVER

  • Upload
    fala

  • View
    46

  • Download
    3

Embed Size (px)

DESCRIPTION

THE 1149.6 TEST RECIVER. Presentation In The Framework Of JTAG Course Lior Vaknin - June 2005. Introduction. Alternative connection methodologies for propagating signals between modules. - PowerPoint PPT Presentation

Citation preview

Page 1: THE 1149.6 TEST RECIVER

THE 1149.6 TEST RECIVER

Presentation In The Framework Of JTAG Course

Lior Vaknin - June 2005

Page 2: THE 1149.6 TEST RECIVER

Introduction

Page 3: THE 1149.6 TEST RECIVER

Alternative connection methodologies for propagating signals between modules.

Page 4: THE 1149.6 TEST RECIVER

The distances signal travels may be short, for example, a few centimeters on boards but could range up to several meters in systems.

Page 5: THE 1149.6 TEST RECIVER

A signal is defined as having a source or transmitter and adestination, or receiver and travels along a path, typically a wire.

Page 6: THE 1149.6 TEST RECIVER

Examples for Designing Path FactorsThe speed of signal propagation is the speed of light: =>data rates become high, propagation speed interact with the distance the signal must travel.

Signal can be damaged, encoded information is degraded or lost: =>unwanted noise is added into the information signal.

Page 7: THE 1149.6 TEST RECIVER

If noise is added, the receiver will sense this noise as well. However, if the receiver is designed to use threshold then this noise voltage will not affect the transmission.

Page 8: THE 1149.6 TEST RECIVER

A signal contains power which is to say it takes energy to transmit information. This power is a necessary feature, but can lead to problems, namely heat.

Page 9: THE 1149.6 TEST RECIVER

Power can be limited by slowing down the rate of information transfer, or by limiting the voltage swing of the signal.

However this is fraught with risk, since as voltage swings become smaller, the noise immunity offered by signal thresholding is lowered as well.

Page 10: THE 1149.6 TEST RECIVER

Signal can reflect off the end of the wire and bounce backward. and adds into the subsequent data waveforms, which is just like adding in noise. This phenomenon can be canceled out by impedance matching

Page 11: THE 1149.6 TEST RECIVER

One approach to reducing sensitivity to noise is to have two thresholds.However, there is some time uncertainty about when the receiver will perceive the transition.

Page 12: THE 1149.6 TEST RECIVER

AC Coupling

Page 13: THE 1149.6 TEST RECIVER

AC coupling is usually performed by adding a capacitor to the path.This capacitor is called a DC blocking capacitor. The combination of a series capacitor and resistor forms a high-pass filter.

Page 14: THE 1149.6 TEST RECIVER
Page 15: THE 1149.6 TEST RECIVER

This was steady-state response. But, if the waveform was recently ‘turned on’, there is a time where the voltage is not centered at 0, but effectively centered at 2 volts. This is the transient response.

Page 16: THE 1149.6 TEST RECIVER

Designers try to avoid this problem by sending extra bits in the stream that compensate for imbalances in the data. These bits are located in known positions and are later ignored (preload).

Page 17: THE 1149.6 TEST RECIVER

Differential Signaling

Page 18: THE 1149.6 TEST RECIVER

Use two wires to transmit the same data stream. One wire is the positive and the other is the negative.

The receiver compares the two signals, if Vpos > Vneg producing 1 else producing 0.

Page 19: THE 1149.6 TEST RECIVER

How does differential signaling helps ?

First, With mutual references, the forbidden zone is greatly reduced. (much more assurance when transition will be perceived).Second, we can reduce the actual voltage swing, the signal can change faster,better slew rate.

Page 20: THE 1149.6 TEST RECIVER

Transition has less ‘distance’ to travel in the same period of time.Thus we can achieve higher data rates with the same edge.

This reduces power and increases the number of edges we can pack into a time period – and increases the data rate.

Page 21: THE 1149.6 TEST RECIVER

Better noise immunity.

Say the positive leg has a value of P and the negative leg has a value of N. The subtraction result is P – N.

Now let’s add a noise error E. This gives us P+E and N+E (most noise are common mode noise).Now the subtraction result is(P+E) – (N+E) = P – N, as before.

Page 22: THE 1149.6 TEST RECIVER

Differential signaling does have costs.

As design requirements for data streams with gigabit capacities become commonplace, we find this also complicates the design. As aresult, each IC vendor confronts these challenges, they may come up with somewhat different solutions. This can lead to ‘single-source’ problems.

Page 23: THE 1149.6 TEST RECIVER

AC coupling, as shown here, can help with these problems.(Incompatible when DC coupled)

Page 24: THE 1149.6 TEST RECIVER

This configuration is also ‘hyperactive’.

If the driver stops transmitting dataThe capacitors discharge, Vref appears on both inputs and the subtracts result is (Vref – Vref). The value of 0 is in the uncertaintyregion, so the receiver will do indeterminate things as a result. To avoid this, the receiver always need some sort of signal (even with ‘idle’)

Page 25: THE 1149.6 TEST RECIVER

The gain with AC coupled differential paths :

-lower signal voltages. -greatly reducing power consumption and heat. -higher operating frequencies. -higher noise immunity.

This satisfies several needs for high-speed system design.

Page 26: THE 1149.6 TEST RECIVER

How does all this become attached with JTAG ?

What is EXTEST ?

Who am I ?

Page 27: THE 1149.6 TEST RECIVER

THE TEST RECIEVER

Page 28: THE 1149.6 TEST RECIVER

Building Blocks

Voltage Comparator Time Hysteresis Memory Reference System - Switchable

Page 29: THE 1149.6 TEST RECIVER

DC/AC-Coupled Transition

Page 30: THE 1149.6 TEST RECIVER
Page 31: THE 1149.6 TEST RECIVER

DC Response

Page 32: THE 1149.6 TEST RECIVER

When EXTEST instruction is in effect, the receiver is expected to respond to the voltage levels seen at the input.

Page 33: THE 1149.6 TEST RECIVER
Page 34: THE 1149.6 TEST RECIVER

AC Response

Page 35: THE 1149.6 TEST RECIVER

When the EXTEST_PLUSE or EXTEST_TRAIN instruction are in effect, the test receiver is expected to response to valid signal transitions seen at the input.

Page 36: THE 1149.6 TEST RECIVER
Page 37: THE 1149.6 TEST RECIVER

An Integrated AC/DC Receiver

Page 38: THE 1149.6 TEST RECIVER
Page 39: THE 1149.6 TEST RECIVER

Init Clk Generator

Page 40: THE 1149.6 TEST RECIVER

Test Receiver Memory Initialization

Page 41: THE 1149.6 TEST RECIVER

THANK YOU !