11
March – 20th - 2014 Mohammad S. Sadri – What is an AXI Interconnect? What is an AXI Interconnect? Mohammadsadegh Sadri PhD, University of Bologna, Italy Post Doctoral Researcher, TU Kaiserslautern, Germany March – 20 - 2014

What is an AXI Interconnect? - googoolia.com

  • Upload
    others

  • View
    12

  • Download
    0

Embed Size (px)

Citation preview

Page 1: What is an AXI Interconnect? - googoolia.com

March – 20th - 2014Mohammad S. Sadri – What is an AXI

Interconnect?

What is an AXI Interconnect?

Mohammadsadegh SadriPhD, University of Bologna, Italy

Post Doctoral Researcher, TU Kaiserslautern, GermanyMarch – 20 - 2014

Page 2: What is an AXI Interconnect? - googoolia.com

March – 20th - 2014Mohammad S. Sadri – What is an AXI

Interconnect?

Connecting Masters & Slaves

Page 3: What is an AXI Interconnect? - googoolia.com

March – 20th - 2014Mohammad S. Sadri – What is an AXI

Interconnect?

AXI Interconnect

Page 4: What is an AXI Interconnect? - googoolia.com

March – 20th - 2014Mohammad S. Sadri – What is an AXI

Interconnect?

Addressing...

Page 5: What is an AXI Interconnect? - googoolia.com

March – 20th - 2014Mohammad S. Sadri – What is an AXI

Interconnect?

AXI Interconnect Address Decoding

Page 6: What is an AXI Interconnect? - googoolia.com

March – 20th - 2014Mohammad S. Sadri – What is an AXI

Interconnect?

AXI Interconnect● Different number of

– Slave and Master Ports

● Width Conversion● AXI3 to AXI4● Register slices, Input/output FIFOs ● Clock Domain Transformation

Page 7: What is an AXI Interconnect? - googoolia.com

March – 20th - 2014Mohammad S. Sadri – What is an AXI

Interconnect?

AXI Interconnect

Page 8: What is an AXI Interconnect? - googoolia.com

March – 20th - 2014Mohammad S. Sadri – What is an AXI

Interconnect?

Hierarchical AXI Interconnects

Page 9: What is an AXI Interconnect? - googoolia.com

March – 20th - 2014Mohammad S. Sadri – What is an AXI

Interconnect?

Simple Address Definition Rules● No overlaps

Page 10: What is an AXI Interconnect? - googoolia.com

March – 20th - 2014Mohammad S. Sadri – What is an AXI

Interconnect?

Simple Address Definition Rules

● Meet required alignment in Address

Correct : Offset should be in 2G Boundary ! e.g. 0xC0000000

Page 11: What is an AXI Interconnect? - googoolia.com

March – 20th - 2014Mohammad S. Sadri – What is an AXI

Interconnect?

Thanks ...This is a personal hobby! But I would like to thank

- Prof. Luca Benini, of University of Bologna & ETHZ

- Prof. Norbert Wehn of TU Kaiserslautern

Latest Material ...

My personal web sites :

www.green-electrons.com

www.googoolia.com

http://www.green-electrons.com/
http://www.googoolia.com/

AXI Protocol Checker v1 - Xilinx · AXI Protocol Checker v1.1 4 PG101 June 7, 2017 Product Specification Introduction The AXI Protocol Checker core monitors AXI interfaces. When attached

AXI Protocol Checker v1 - Xilinx · AXI Protocol Checker v1.1 4 PG101 June 7, 2017 Product Specification Introduction The AXI Protocol Checker core monitors AXI interfaces. When attached

Documents
Interrupts AXI GPIO and AXI Timer ECE 699: Lecture 4

Interrupts AXI GPIO and AXI Timer ECE 699: Lecture 4

Documents
LogiCORE IP AXI Interconnect v2 - Xilinx · AXI Interconnect Product Guide v2.0 4 PG059 March 20, 2013 Product Specification Introduction The LogiCORE™ IP Advanced eXtensible

LogiCORE IP AXI Interconnect v2 - Xilinx · AXI Interconnect Product Guide v2.0 4 PG059 March 20, 2013 Product Specification Introduction The LogiCORE™ IP Advanced eXtensible

Documents
jet turbulent axi

jet turbulent axi

Documents
Xilinx UG761 AXI Reference Guide User Guidedjm202/pdf/datasheets/axi reference guide - ug761... · Xilinx AXI Reference Guide UG761 (v12.3) September 21, 2010. AXI Design Reference

Xilinx UG761 AXI Reference Guide User Guidedjm202/pdf/datasheets/axi reference guide - ug761... · Xilinx AXI Reference Guide UG761 (v12.3) September 21, 2010. AXI Design Reference

Documents
54. axi interconnect between four master and four slave interfaces

54. axi interconnect between four master and four slave interfaces

Documents
AXI Introduction

AXI Introduction

Documents
Interconnect 03 - Interconnect Modeling

Interconnect 03 - Interconnect Modeling

Documents
LogiCORE IP AXI Interconnect v2 - Xilinx...AXI Interconnect Product Guide v2.0 4 PG059 March 20, 2013 Product Specification Introduction The LogiCORE IP Advanced eXtensible Interface

LogiCORE IP AXI Interconnect v2 - Xilinx...AXI Interconnect Product Guide v2.0 4 PG059 March 20, 2013 Product Specification Introduction The LogiCORE IP Advanced eXtensible Interface

Documents
LogiCORE IP AXI Protocol Checker v1 - Xilinx · AXI Protocol Checker v1.0 4 PG101 June 19, 2013 Product Specification Introduction The AXI Protocol Checker core monitors AXI interfaces

LogiCORE IP AXI Protocol Checker v1 - Xilinx · AXI Protocol Checker v1.0 4 PG101 June 19, 2013 Product Specification Introduction The AXI Protocol Checker core monitors AXI interfaces

Documents
AMBA AXI Protocol Specification - · PDF fileAMBA AXI Protocol Specification Change history

AMBA AXI Protocol Specification - · PDF fileAMBA AXI Protocol Specification Change history

Documents
LogiCORE IP AXI Interconnect (v1.06.a)china.xilinx.com/.../ds768_axi_interconnect.pdf · AXI Interconnect core. The CORE Generator tool flow provides access to a subset of these features,

LogiCORE IP AXI Interconnect (v1.06.a)china.xilinx.com/.../ds768_axi_interconnect.pdf · AXI Interconnect core. The CORE Generator tool flow provides access to a subset of these features,

Documents
AXI Reference Guide

AXI Reference Guide

Documents
LogiCORE™ AXI Interconnect IP (v1.00.a)djm202/pdf/datasheets/axi... · • The AXI Interconnect does not time-out if the destination of any AXI channel transfer stalls indefinitely

LogiCORE™ AXI Interconnect IP (v1.00.a)djm202/pdf/datasheets/axi... · • The AXI Interconnect does not time-out if the destination of any AXI channel transfer stalls indefinitely

Documents
Atlasconcorde axi

Atlasconcorde axi

Documents
axi protocol

axi protocol

Design
LogiCORE IP AXI Controller Area Network (axi can) (v1.03.a)

LogiCORE IP AXI Controller Area Network (axi can) (v1.03.a)

Documents
AXI Protocol Checker v1 - Xilinx · The AXI Protocol Checker core monitors AXI interfaces. When attached to an interface, it ... See ARM AMBA® AXI Protocol v2.0 [Ref 1]. Performance

AXI Protocol Checker v1 - Xilinx · The AXI Protocol Checker core monitors AXI interfaces. When attached to an interface, it ... See ARM AMBA® AXI Protocol v2.0 [Ref 1]. Performance

Documents
AXI Interconnect v2 - · PDF fileAXI Interconnect v2.1 LogiCORE IP Product Guide Vivado Design Suite PG059 December 20, 2017. AXI Interconnect Product Guide v2.1 2 ... AXI Protocol

AXI Interconnect v2 - · PDF fileAXI Interconnect v2.1 LogiCORE IP Product Guide Vivado Design Suite PG059 December 20, 2017. AXI Interconnect Product Guide v2.1 2 ... AXI Protocol

Documents
RISC-V “Rocket Chip” SoC Generator in Chisel “Rocket Chip” SoC Generator in Chisel Yunsup Lee UC Berkeley ... HostIO/AXI Convertor AXI P AXI Master AXI HP Slave RISC …

RISC-V “Rocket Chip” SoC Generator in Chisel “Rocket Chip” SoC Generator in Chisel Yunsup Lee UC Berkeley ... HostIO/AXI Convertor AXI P AXI Master AXI HP Slave RISC …

Documents
AXI Verification Plan

AXI Verification Plan

Documents
Lumerical 2015b Release: What is new in INTERCONNECT 5?

Lumerical 2015b Release: What is new in INTERCONNECT 5?

Documents
LogiCORE IP AXI Interconnect (v1.06.a) - Xilinx · Introduction The LogiCORE™ IP AXI Interconnect core connects one or more AXI memory-mapped master devices to one or more memory-mapped

LogiCORE IP AXI Interconnect (v1.06.a) - Xilinx · Introduction The LogiCORE™ IP AXI Interconnect core connects one or more AXI memory-mapped master devices to one or more memory-mapped

Documents
Open Interconnect Consortium - Why & What

Open Interconnect Consortium - Why & What

Software
Xilinx DS799 LogiCORE IP AXI Video Direct Memory Access ... · LogiCORE IP AXI Video Direct Memory Access (axi_vdma) (v3.01.a) Typical System Interconnect The AXI VDMA core is designed

Xilinx DS799 LogiCORE IP AXI Video Direct Memory Access ... · LogiCORE IP AXI Video Direct Memory Access (axi_vdma) (v3.01.a) Typical System Interconnect The AXI VDMA core is designed

Documents
AXI Travel Presentation

AXI Travel Presentation

Documents
Modeling Multi-Board Communication in the AXIOM Cyber ... · AXI lite interconnect AXI mem interconnect ACP GP0 AXI DMA Tx +-MGT + - clk Rx Aurora 64b/66b +-Block Diagram of Two ZC706

Modeling Multi-Board Communication in the AXIOM Cyber ... · AXI lite interconnect AXI mem interconnect ACP GP0 AXI DMA Tx +-MGT + - clk Rx Aurora 64b/66b +-Block Diagram of Two ZC706

Documents
MIPS-Classic Cores · Native System Bus I/F AHB-Lite AHB-Lite AXI OCP 2 or AXI AXI AXI or ACE AXI AXI MIPS IP Cores - Features Summary * Relative Frequencies are approximate, are

MIPS-Classic Cores · Native System Bus I/F AHB-Lite AHB-Lite AXI OCP 2 or AXI AXI AXI or ACE AXI AXI MIPS IP Cores - Features Summary * Relative Frequencies are approximate, are

Documents
AXI - HORNBACH

AXI - HORNBACH

Documents
LogiCORE IP AXI4-Stream FIFO (v2.01a) · AXI_STR_TXD_TKEEP (C_SAXI_DATA_WIDTH/8-1:0) O Transmit data channel byte strobes ... see the DS768 AXI Interconnect Specification Data Sheet

LogiCORE IP AXI4-Stream FIFO (v2.01a) · AXI_STR_TXD_TKEEP (C_SAXI_DATA_WIDTH/8-1:0) O Transmit data channel byte strobes ... see the DS768 AXI Interconnect Specification Data Sheet

Documents