11
March – 20th - 2014 Mohammad S. Sadri – What is an AXI Interconnect? What is an AXI Interconnect? Mohammadsadegh Sadri PhD, University of Bologna, Italy Post Doctoral Researcher, TU Kaiserslautern, Germany March – 20 - 2014

What is an AXI Interconnect? - googoolia.com

  • Upload
    others

  • View
    12

  • Download
    0

Embed Size (px)

Citation preview

Page 1: What is an AXI Interconnect? - googoolia.com

March – 20th - 2014Mohammad S. Sadri – What is an AXI

Interconnect?

What is an AXI Interconnect?

Mohammadsadegh SadriPhD, University of Bologna, Italy

Post Doctoral Researcher, TU Kaiserslautern, GermanyMarch – 20 - 2014

Page 2: What is an AXI Interconnect? - googoolia.com

March – 20th - 2014Mohammad S. Sadri – What is an AXI

Interconnect?

Connecting Masters & Slaves

Page 3: What is an AXI Interconnect? - googoolia.com

March – 20th - 2014Mohammad S. Sadri – What is an AXI

Interconnect?

AXI Interconnect

Page 4: What is an AXI Interconnect? - googoolia.com

March – 20th - 2014Mohammad S. Sadri – What is an AXI

Interconnect?

Addressing...

Page 5: What is an AXI Interconnect? - googoolia.com

March – 20th - 2014Mohammad S. Sadri – What is an AXI

Interconnect?

AXI Interconnect Address Decoding

Page 6: What is an AXI Interconnect? - googoolia.com

March – 20th - 2014Mohammad S. Sadri – What is an AXI

Interconnect?

AXI Interconnect● Different number of

– Slave and Master Ports

● Width Conversion● AXI3 to AXI4● Register slices, Input/output FIFOs ● Clock Domain Transformation

Page 7: What is an AXI Interconnect? - googoolia.com

March – 20th - 2014Mohammad S. Sadri – What is an AXI

Interconnect?

AXI Interconnect

Page 8: What is an AXI Interconnect? - googoolia.com

March – 20th - 2014Mohammad S. Sadri – What is an AXI

Interconnect?

Hierarchical AXI Interconnects

Page 9: What is an AXI Interconnect? - googoolia.com

March – 20th - 2014Mohammad S. Sadri – What is an AXI

Interconnect?

Simple Address Definition Rules● No overlaps

Page 10: What is an AXI Interconnect? - googoolia.com

March – 20th - 2014Mohammad S. Sadri – What is an AXI

Interconnect?

Simple Address Definition Rules

● Meet required alignment in Address

Correct : Offset should be in 2G Boundary ! e.g. 0xC0000000

Page 11: What is an AXI Interconnect? - googoolia.com

March – 20th - 2014Mohammad S. Sadri – What is an AXI

Interconnect?

Thanks ...This is a personal hobby! But I would like to thank

- Prof. Luca Benini, of University of Bologna & ETHZ

- Prof. Norbert Wehn of TU Kaiserslautern

Latest Material ...

My personal web sites :

www.green-electrons.com

www.googoolia.com

http://www.green-electrons.com/
http://www.googoolia.com/

AXI Protocol Checker v1 - Xilinx · AXI Protocol Checker v1.1 4 PG101 June 7, 2017 Product Specification Introduction The AXI Protocol Checker core monitors AXI interfaces. When attached

AXI Protocol Checker v1 - Xilinx · AXI Protocol Checker v1.1 4 PG101 June 7, 2017 Product Specification Introduction The AXI Protocol Checker core monitors AXI interfaces. When attached

Documents
LogiCORE IP AXI Interconnect v2 - Xilinx...AXI Interconnect Product Guide v2.0 4 PG059 March 20, 2013 Product Specification Introduction The LogiCORE IP Advanced eXtensible Interface

LogiCORE IP AXI Interconnect v2 - Xilinx...AXI Interconnect Product Guide v2.0 4 PG059 March 20, 2013 Product Specification Introduction The LogiCORE IP Advanced eXtensible Interface

Documents
HB0766 Handbook CoreAXI4Interconnect v2 - actel. · PDF fileTable 4 CoreAXI4Interconnect Device Utilization and Performance (8 × 8, ... The AXI Interconnect core can be configured

HB0766 Handbook CoreAXI4Interconnect v2 - actel. · PDF fileTable 4 CoreAXI4Interconnect Device Utilization and Performance (8 × 8, ... The AXI Interconnect core can be configured

Documents
LogiCORE IP AXI Interconnect (v1.06.a) - Xilinx · Introduction The LogiCORE™ IP AXI Interconnect core connects one or more AXI memory-mapped master devices to one or more memory-mapped

LogiCORE IP AXI Interconnect (v1.06.a) - Xilinx · Introduction The LogiCORE™ IP AXI Interconnect core connects one or more AXI memory-mapped master devices to one or more memory-mapped

Documents
AXI Overview

AXI Overview

Documents
LogiCORE™ AXI Interconnect IP (v1.00.a)djm202/pdf/datasheets/axi... · • The AXI Interconnect does not time-out if the destination of any AXI channel transfer stalls indefinitely

LogiCORE™ AXI Interconnect IP (v1.00.a)djm202/pdf/datasheets/axi... · • The AXI Interconnect does not time-out if the destination of any AXI channel transfer stalls indefinitely

Documents
AXI Interconnect v2 - uidaho.edu Protoc… · AXI Interconnect Product Guide v2.1 6 PG059 April 6, 2016 Chapter 1: Overview Feature Summary AXI Crossbar • Each instance of the AXI

AXI Interconnect v2 - uidaho.edu Protoc… · AXI Interconnect Product Guide v2.1 6 PG059 April 6, 2016 Chapter 1: Overview Feature Summary AXI Crossbar • Each instance of the AXI

Documents
Atlasconcorde axi

Atlasconcorde axi

Documents
AXI Interconnect v2 - Xilinx...AXI Interconnect Product Guide v2.1 4 PG059 December 20, 2017 Product Specification Introduction The Xilinx® LogiCORE IP AXI Interconnect core connects

AXI Interconnect v2 - Xilinx...AXI Interconnect Product Guide v2.1 4 PG059 December 20, 2017 Product Specification Introduction The Xilinx® LogiCORE IP AXI Interconnect core connects

Documents
Xilinx UG761 AXI Reference Guide User Guidedjm202/pdf/datasheets/axi reference guide - ug761... · Xilinx AXI Reference Guide UG761 (v12.3) September 21, 2010. AXI Design Reference

Xilinx UG761 AXI Reference Guide User Guidedjm202/pdf/datasheets/axi reference guide - ug761... · Xilinx AXI Reference Guide UG761 (v12.3) September 21, 2010. AXI Design Reference

Documents
LogiCORE IP AXI Protocol Checker v1 - Xilinx · AXI Protocol Checker v1.0 4 PG101 June 19, 2013 Product Specification Introduction The AXI Protocol Checker core monitors AXI interfaces

LogiCORE IP AXI Protocol Checker v1 - Xilinx · AXI Protocol Checker v1.0 4 PG101 June 19, 2013 Product Specification Introduction The AXI Protocol Checker core monitors AXI interfaces

Documents
Open Interconnect Consortium - Why & What

Open Interconnect Consortium - Why & What

Software
LogiCORE IP AXI HWICAP (v2.03.a) - Xilinx · PDF fileAXI Bus Request and Qualifier Signals P3 S_AXI_ACLK AXI I - AXI Clock P4 S_AXI_ARESETN AXI I ... P22 IP2INTC_Irpt AXI O 0 AXI HWICAP

LogiCORE IP AXI HWICAP (v2.03.a) - Xilinx · PDF fileAXI Bus Request and Qualifier Signals P3 S_AXI_ACLK AXI I - AXI Clock P4 S_AXI_ARESETN AXI I ... P22 IP2INTC_Irpt AXI O 0 AXI HWICAP

Documents
LogiCORE IP AXI EMC v2 - Xilinx · AXI EMC core provides AXI4 slave interface to map to AXI4 master or AXI4 interconnect devices in the FPGA logic. The AXI4 slave interface of the

LogiCORE IP AXI EMC v2 - Xilinx · AXI EMC core provides AXI4 slave interface to map to AXI4 master or AXI4 interconnect devices in the FPGA logic. The AXI4 slave interface of the

Documents
LogiCORE IP AXI DMA (v3.00a) - Xilinxchina.xilinx.com/support/documentation/ip_documentation/axi_dma/v3... · The AXI DMA core is designed to be connected via AXI Interconnect in

LogiCORE IP AXI DMA (v3.00a) - Xilinxchina.xilinx.com/support/documentation/ip_documentation/axi_dma/v3... · The AXI DMA core is designed to be connected via AXI Interconnect in

Documents
PCI Express Endpoint-DMA Initiator Subsystem...System Overview XAPP1171 (v1.0) November 4, 2013 6 Reference System Address Maps The AXI Interconnect IP provides the communication network

PCI Express Endpoint-DMA Initiator Subsystem...System Overview XAPP1171 (v1.0) November 4, 2013 6 Reference System Address Maps The AXI Interconnect IP provides the communication network

Documents
axi protocol

axi protocol

Design
AXI Spec Doc

AXI Spec Doc

Documents
AMBA AXI Protocol Specification - · PDF fileAMBA AXI Protocol Specification Change history

AMBA AXI Protocol Specification - · PDF fileAMBA AXI Protocol Specification Change history

Documents
AXI Verification Plan

AXI Verification Plan

Documents
LogiCORE IP AXI4-Stream FIFO (v2.01a) · AXI_STR_TXD_TKEEP (C_SAXI_DATA_WIDTH/8-1:0) O Transmit data channel byte strobes ... see the DS768 AXI Interconnect Specification Data Sheet

LogiCORE IP AXI4-Stream FIFO (v2.01a) · AXI_STR_TXD_TKEEP (C_SAXI_DATA_WIDTH/8-1:0) O Transmit data channel byte strobes ... see the DS768 AXI Interconnect Specification Data Sheet

Documents
AMBA AXI Protocol Specification · AMBA AXI Protocol Specification ... ARM Limited

AMBA AXI Protocol Specification · AMBA AXI Protocol Specification ... ARM Limited

Documents
System Integrated Logic Analyzer v1...LogiCORE IP AXI Interconnect Product Guide (PG059) 9. LogiCORE IP AXI4-Stream Protocol Checker (PG145) 10. LogiCORE IP AXI Protocol Checker (PG101)

System Integrated Logic Analyzer v1...LogiCORE IP AXI Interconnect Product Guide (PG059) 9. LogiCORE IP AXI4-Stream Protocol Checker (PG145) 10. LogiCORE IP AXI Protocol Checker (PG101)

Documents
MIPS-Classic Cores · Native System Bus I/F AHB-Lite AHB-Lite AXI OCP 2 or AXI AXI AXI or ACE AXI AXI MIPS IP Cores - Features Summary * Relative Frequencies are approximate, are

MIPS-Classic Cores · Native System Bus I/F AHB-Lite AHB-Lite AXI OCP 2 or AXI AXI AXI or ACE AXI AXI MIPS IP Cores - Features Summary * Relative Frequencies are approximate, are

Documents
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)

Documents
54. axi interconnect between four master and four slave interfaces

54. axi interconnect between four master and four slave interfaces

Documents
RISC-V “Rocket Chip” SoC Generator in Chisel “Rocket Chip” SoC Generator in Chisel Yunsup Lee UC Berkeley ... HostIO/AXI Convertor AXI P AXI Master AXI HP Slave RISC …

RISC-V “Rocket Chip” SoC Generator in Chisel “Rocket Chip” SoC Generator in Chisel Yunsup Lee UC Berkeley ... HostIO/AXI Convertor AXI P AXI Master AXI HP Slave RISC …

Documents
AXI Interconnect v2 - · PDF fileAXI Interconnect v2.1 LogiCORE IP Product Guide Vivado Design Suite PG059 December 20, 2017. AXI Interconnect Product Guide v2.1 2 ... AXI Protocol

AXI Interconnect v2 - · PDF fileAXI Interconnect v2.1 LogiCORE IP Product Guide Vivado Design Suite PG059 December 20, 2017. AXI Interconnect Product Guide v2.1 2 ... AXI Protocol

Documents
LogiCORE IP AXI Interconnect (v1.05.a) - Xilinx · 2021. 2. 7. · DS768 January 18, 2012 2 Product Specification LogiCORE IP AXI Interconnect (v1.05.a) XPS Supported Features (Continued)†

LogiCORE IP AXI Interconnect (v1.05.a) - Xilinx · 2021. 2. 7. · DS768 January 18, 2012 2 Product Specification LogiCORE IP AXI Interconnect (v1.05.a) XPS Supported Features (Continued)†

Documents
Interrupts AXI GPIO and AXI Timer ECE 699: Lecture 4

Interrupts AXI GPIO and AXI Timer ECE 699: Lecture 4

Documents